Search NASASearch

Engineering topics

Irwin, J. D.

Publications and source records attributed to Irwin, J. D..

A multiprocessor computer simulation model employing a feedback scheduler/allocator for memory space and bandwidth matching and TMR processing

A computer simulation model for a multiprocessor computer is developed that is useful for studying the problem of matching multiprocessor's memory space, memory bandwidth and numbers and speeds of processors with aggregate job set characteristics. The model assumes an input work load of a set of recurrent jobs. The model includes a feedback scheduler/allocator which attempts to improve system performance through higher memory bandwidth utilization by matching individual job requirements for space and bandwidth with space availability and estimates of bandwidth availability at the times of memory allocation. The simulation model includes provisions for specifying precedence relations among the jobs in a job set, and provisions for specifying precedence execution of TMR (Triple Modular Redundant and SIMPLEX (non redundant) jobs.

Bradley, D. B.

Free-flying teleoperator for space missions

The design of a free-flying teleoperator (FFTO) intended to assist the Space Shuttle in performing its various missions is discussed, where FFTO is to be carried into earth orbit and returned to earth by the Shuttle. The FFTO system is described as to configuration, major subsystems, and mechanization concept. The kinematics of the manipulator and methods of sedating a satellite are discussed. Satellite equations of motion are provided, and cases of zero tumbling rate and non-zero tumbling rate are examined. Cases for which use of FFTO is compulsory are indicated, and the FFTO contributions to the Shuttle missions are analyzed.

Hung, J. C.

Stereoscopic computer graphics display system

Handbook was published on study which describes relative merits of two general-purpose, steroscopic display systems. Both systems are adaptable to most small data processing facilities and, with minimal hardware development, greatly enhance user ability to interact with computer and to interpret data output. Section also describes digital-to-analog converters designed for use with system.

Plott, H. H., Jr.

A simulation model for a memory organization for a multiprocessor.

A model for a memory organization for a multiprocessor with look-ahead and interleaved multimodule main memory is presented. The model is used to determine the extent of look-ahead and depth of interleaving that provide the most prolific speed match between processors and main memory.

Eubank, J. B.

An adaptive replacement algorithm for paged-memory computer systems.

A general class of adaptive replacement schemes for use in paged memories is developed. One such algorithm, called SIM, is simulated using a probability model that generates memory traces, and the results of the simulation of this adaptive scheme are compared with those obtained using the best nonlookahead algorithms. A technique for implementing this type of adaptive replacement algorithm with state of the art digital hardware is also presented.

Thorington, J. M., Jr.

Techniques for generating highly reliable redundant systems.

A simple heuristic algorithm for designing highly reliable modularly redundant computer systems under complexity constraints is presented. The technique, which produces near optimal solutions, is intuitively appealing and easy to apply. The algorithms performance is shown to compare very well with the optimal solution obtained via a computerized model for dynamic programming.

White, J. B.

Study of optimum discrete estimators in measurement analysis

Study of statistical techniques for obtaining estimates of true data parameters uses discrete measured quantities containing random error. These techniques develop estimation procedures as an iterative algorithm for digital computation in real time.

Hung, J. C.