Search NASASearch

Engineering topics

Riley, T. J.

Publications and source records attributed to Riley, T. J..

Commerical (terrestrial) and modified solar array design studies for low cost, low power space applications

The suitability of commercial (terrestrial) solar arrays for use in low Earth orbit is examined. It is shown that commercial solar arrays degrade under thermal cycling because of material flexure, and that certain types of silicones used in the construction of these arrays outgas severely. Based on the results, modifications were made. The modified array retains the essential features of typical commercial arrays and can be easily built by commercial fabrication techniques at low cost. The modified array uses a metal tray for containment, but eliminates the high outgassing potting materials and glass cover sheets. Cells are individually mounted with an adhesive and individually covered with glass cover slips, or clear plastic tape. The modified array is found to withstand severe thermal cycling for long intervals of time.

Kolecki, J. C.

Vacuum-and-pressure laminating polymer materials

Lamination setup is used to produce void-free bonds by first employing vacuum to outgas materials and adhesive at temperature below curing temperature and then subjecting assembly to pressure and temperature necessary to cure.

Hoffman, D. R.

Control of dielectric film deposition

Airgap capacitor in deposition chamber is used to monitor deposition. Coating process is completely uniform over edges, points, and internal areas. Areas not requiring coating can be marked. Since deposition process is accomplished at or near room temperature, there is no risk of thermal damage to coated components. With control method, deposition material is fully utilized and no excess coating is necessary to insure protection of coated parts.

Graebner, E. C.

Ultrasonic evaluation of high-voltage circuit boards

Ultrasonic transmission technique, using reflector plate, indicates resistance to corona formation. Technique is useful as tool for mapping specific panels to permit selecting best areas of laminate for circuit board use. Procedure is relatively safe, fast, inexpensive, and uses commercially-available equipment.

Klima, S. J.

A production parylene coating process for hybrid microcircuits

The real impetus for developing a production parylene coating process for internal hybrid passivation came as a result of the possibility of loose conductive particles in hybrid microelectronic circuits, causing intermittent and sometimes permanent failures. Because of the excellent mechanical properties of parylene, it is capable of securing the loose particles in place and prevent such failures. The process of coating described consists of (1) vaporizing the initial charge, which is in the form of a dimer; (2) conversion of the dimer into a reactive monomer; and (3) deposition and subsequent polymerization of the monomer in the deposition chamber which forms a uniform parylene film over all the cold surfaces in contact. Experimental results are discussed in terms of wire bond reliability, resistor drift, high-temperature storage characteristics of parylene, and coating acceptance standards. It is concluded that internal cavities of microelectronic circuits can be successfully coated with parylene provided appropriate tooling is used to protect external leads from the parylene monomer.

Kale, V. S.

Ultrasonic evaluation of high voltage circuit boards

Preliminary observations indicate that an ultrasonic scanning technique may be useful as a quick, low cost, nondestructive method for judging the quality of circuit board materials for high voltage applications. Corona inception voltage tests were conducted on fiberglass-epoxy and fiberglass-polyimide high pressure laminates from 20 to 140 C. The same materials were scanned ultrasonically by utilizing the single transducer, through-transmission technique with reflector plate, and recording variations in ultrasonic energy transmitted through the board thickness. A direct relationship was observed between ultrasonic transmission level and corona inception voltage. The ultrasonic technique was subsequently used to aid selection of high quality circuit boards for the Communications Technology Satellite.

Klima, S. J.

Ultrasonic evaluation of high voltage circuit boards

Preliminary observations indicate that an ultrasonic scanning technique may be useful as a quick, low cost, nondestructive method for judging the quality of circuit board materials for high voltage applications. Corona inception voltage tests were conducted on fiberglass-epoxy and fiberglass-polyimide high pressure laminates from 20 to 140 C. The same materials were scanned ultrasonically by utilizing the single transducer, through-transmission technique with reflector plate, and recording variations in ultrasonic energy transmitted through the board thickness. A direct relationship was observed between ultrasonic transmission level and corona inception voltage. The ultrasonic technique was subsequently used to aid selection of high quality circuit boards for the Communications Technology Satellite.

Klima, S. J.

High voltage solid-state relay

Hybrid microelectronics relay has characteristics significantly superior to conventional solid state relays. Relay provides 2500 Vdc input to output isolation and operates from high threshold logic signal to switch load of 400 Vdc at 2 mA. Technology should be of interest to manufacturers of discrete components.

Sater, B. L.

A miniature high voltage plasma interaction flight experiment - Project MINX

A miniature high-voltage array was fabricated, incorporating the multi-junction edge illuminated (MJC) cell technique. The array consists of 32 2x2.2 cm MJCs, series connected, capable of 1600 V open circuit at 1 AMO and 1.2 mA short circuit. A solid state, high-voltage relay is connected across each 4-cell subgroup of the array. It was built to test plasma current drain on space systems using high voltage as might occur when a high-voltage solar array is operated from low to synchronous orbit.

Riley, T. J.

The multiple junction edge illuminated solar cell

The multiple junction edge illuminated solar cell (M-J Cell) was devised for high voltage, low current applications. Devices to be flight-tested in early 1974 with 96 series-connected PNN+ junctions in a 2 cm x 2.3 cm size deliver 36 volts at 1 milliampere. Test data of M-J Cells fabricated with resistivities of 10, 50, 100, 200, 450, and 1000 ohm-cm silicon are presented and problem areas are discussed. An additional potential application of the M-J Cell lies in utilization of its high-intensity performance that has been demonstrated at levels in excess of 100 AMO suns.

Sater, B. L.

Development of a hybrid microelectronics solid state relay for 2500 volts isolation and minus 120 C to 80 C thermal cycling range

A hybrid microelectronics solid state relay was developed in a TO-116 package for the MINX project. The relay provides 2500 Vdc input to output isolation and operated from a MHTL logic signal to switch a load of 400 Vdc at 2 mA. The relay is designed to operate in space and survive 1000 thermal cycles of 120 C to 80 C. The use of X-rays for failure analysis in small hybrid circuits proved valuable and the applications of vacuum deposited Parylene as a dielectric coating proved extremely valuable.

Sater, B. L.

The multiple junction edge illuminated solar cell

The multiple junction edge illuminated solar cell was devised for high voltage low current applications. Devices to be flight tested in early 1974 with 96 series connected PNN+ junctions in a 2 cm X 2.3 cm size deliver 36 volts at 1 milliampere. Test data of M-J cells fabricated with resistivities of 10, 50, 100, 200, 450, and 1000 ohm cm silicon are presented and problem areas are discussed. An additional potential application of the M-J cell lies in ultilization of its high intensity performance that has been demonstrated at levels in excess of 100 AMO suns.

Sater, B. I.