Search NASASearch

Engineering topics

Wills, Robert W.

Publications and source records attributed to Wills, Robert W..

Flight Demonstration of Integrated Airport Surface Technologies for Increased Capacity and Safety

A flight demonstration was conducted to address airport surface movement area capacity and safety issues by providing pilots with enhanced situational awareness information. The demonstration presented an integration of several technologies to government and industry representatives. These technologies consisted of an electronic moving map display in the cockpit, a Differential Global Positioning system (DGPS) receiver, a high speed very high frequency (VHF) data link, an Airport Surface Detection Equipment (ASDE-3) radar, and the Airport Movement Area Safety System (AMASS). Aircraft identification was presented to an air traffic controller on an AMASS display. The onboard electronic map included the display of taxi routes, hold instructions, and clearances, which were sent to the aircraft via data link by the controller. The map also displayed the positions of other traffic and warning information, which were sent to the aircraft automatically from the ASDE-3/AMASS system. This paper describes the flight demonstration in detail, along with test results.

Jones, Denise R.

Pilot Evaluations of Runway Status Light System

This study focuses on use of the Transport Systems Research Vehicle (TSRV) Simulator at the Langley Research Center to obtain pilot opinion and input on the Federal Aviation Administration's Runway Status Light System (RWSL) prior to installation in an operational airport environment. The RWSL has been designed to reduce the likelihood of runway incursions by visually alerting pilots when a runway is occupied. Demonstrations of the RWSL in the TSRV Simulator allowed pilots to evaluate the system in a realistic cockpit environment.

Young, Steven D.

Performance analysis of a large-grain dataflow scheduling paradigm

A paradigm for scheduling computations on a network of multiprocessors using large-grain data flow scheduling at run time is described and analyzed. The computations to be scheduled must follow a static flow graph, while the schedule itself will be dynamic (i.e., determined at run time). Many applications characterized by static flow exist, and they include real-time control and digital signal processing. With the advent of computer-aided software engineering (CASE) tools for capturing software designs in dataflow-like structures, macro-dataflow scheduling becomes increasingly attractive, if not necessary. For parallel implementations, using the macro-dataflow method allows the scheduling to be insulated from the application designer and enables the maximum utilization of available resources. Further, by allowing multitasking, processor utilizations can approach 100 percent while they maintain maximum speedup. Extensive simulation studies are performed on 4-, 8-, and 16-processor architectures that reflect the effects of communication delays, scheduling delays, algorithm class, and multitasking on performance and speedup gains.

Young, Steven D.

Phase-lock-loop application for fiber optic receiver

Phase-locked loop circuits are frequently employed in communication systems. In recent years, digital phase-locked loop circuits were utilized in optical communications systems. In an optical transceiver system, the digital phase-locked loop circuit is connected to the output of the receiver to extract a clock signal from the received coded data (NRZ, Bi-Phase, or Manchester). The clock signal is then used to reconstruct or recover the original data from the coded data. A theoretical approach to the design of a digital phase-locked loop circuit operation at 1 and 50 MHz is described. Hardware implementation of a breadboard design to function at 1 MHz and a printed-circuit board designed to function at 50 MHz were assembled using emitter coupled logic (ECL) to verify experimentally the theoretical design.

Ruggles, Stephen L.