TY  - RPRT
TI  - Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
AU  - Asaad, Sameh W.
AU  - Kapur, Mohit
PY  - 2021
UR  - https://www.osti.gov/biblio/1840359
ID  - 1840359
ER  -