EXPLORE CONNECTIONS
Using Classical Reliability Models and Single Event Upset (SEU) Data to Determine Optimum Implementation Schemes for Triple Modular Redundancy (TMR) in SRAM-Based Field Programmable Gate Array (FPGA) Devices
Follow the relationships that help you find your next source.
Connections are not prepared for this record yet, or its source metadata has changed. The original record remains available while background snapshots are rebuilt.