Synchronous ten-megabit biphase detector

Abstract

Synchronous phase-lock-loop detector accepts distorted input and generates jitter-free clock. Data-detection circuitry takes advantage of this clock and employs integrate-and-dump decision circuit to provide near-theoretically ideal data decoding.