NASA NTRS ยท 19770012378
A complementary MOS process
Abstract
The complete sequence used to manufacture complementary metal oxide semiconductor (CMOS) integrated circuits is described. The fixed-gate array concept is presented as a means of obtaining CMOS integrated circuits in a fast and reliable fashion. Examples of CMOS circuits fabricated by both the conventional method and the fixed-gate array method are included. The electrical parameter specifications and characteristics are given along with typical values used to produce CMOS circuits. Temperature-bias stressing data illustrating the thermal stability of devices manufactured by this process are presented. Results of a preliminary study on the radiation sensitivity of circuits manufactured by this process are discussed. Some process modifications are given which have improved the radiation hardness of our CMOS devices. A formula description of the chemicals and gases along with the gas flow rates is also included.
Keep this discovery
Explore connections, maps & timelines
Jhabvala, M. D.. 1977-03-01. A complementary MOS process. https://ntrs.nasa.gov/citations/19770012378
Cite the original work for its findings. Save a collection to share your selection of sources.