Search NASASearch

NASA NTRS · 19800048657

A bubble memory module

Abstract

A bubble memory module design providing flexibility for many user applications in spacecraft data recording is described. The memory module can be used with user-designed controllers with the memory organization determined by the application. Asynchronous data rates from zero to 1.33 Mbits/sec at minimum power are accomplished by using 8-chip memory cells with 100 K bit serial chips. The memory module is expandable from a 4 x 2 cell matrix to a 4 x 16 cell matrix corresponding to an expandable capacity of 6.55 M to 52.4 M bits. The module's design, utility in various memory systems, and user clocking scheme are described.

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Hayes, P. J., Segura, R., Stermer, R. L., Jr., Bohning, O. D.. 1980-04-01. A bubble memory module. https://ntrs.nasa.gov/citations/19800048657

Cite the original work for its findings. Save a collection to share your selection of sources.