NASA NTRS ยท 19830000255
Error-Compensated Integrate and Hold
Abstract
Differencing circuit cancels error caused by switching transistors capacitance. In integrate and hold circuit using JFET switch, gate-to-source capacitance causes error in output voltage. Differential connection cancels out error. Applications in systems where very low voltages sampled or many integrate-and -hold cycles before circuit is reset.
Keep this discovery
Explore connections, maps & timelines
Matlin, M.. 1984-04-01. Error-Compensated Integrate and Hold. https://ntrs.nasa.gov/citations/19830000255
Cite the original work for its findings. Save a collection to share your selection of sources.