NASA NTRS · 20060035179
A hierarchical, automated target recognition algorithm for a parallel analog processor
Abstract
A hierarchical approach is described for an automated target recognition (ATR) system, VIGILANTE, that uses a massively parallel, analog processor (3DANN). The 3DANN processor is capable of performing 64 concurrent inner products of size 1x4096 every 250 nanoseconds.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Woodward, Gail, Padgett, Curtis. 1997-07-10. A hierarchical, automated target recognition algorithm for a parallel analog processor. https://ntrs.nasa.gov/citations/20060035179
Cite the original work for its findings. Save a collection to share your selection of sources.