Search NASA⌕ Search

NASA NTRS · 20060037830

Control Processing System Architecture for theOptical Comunications Demonstration

Abstract

A processing system was designed and implemented to support beacon acquisition, precision beam pointing, and command/control functions for the Optical Communications Demonstrator.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Voisinet, LeeAnn. 1994-01-27. Control Processing System Architecture for theOptical Comunications Demonstration. https://ntrs.nasa.gov/citations/20060037830

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related reports

Efficient Synthesis of Graph Methods: a Dynamically Scheduled Architecture

RDF databases naturally map to a graph representation and employ languages, such as SPARQL, that implements queries as graph pattern matching routines. Graph methods exhibit an irregular behavior: they present unpredictable, fine-grained data accesses, and are synchronization inten- sive. Graph data structures expose large amounts of dy- namic parallelism, but are difficult to partition without gen- erating load unbalance. In this paper, we present a novel ar- chitecture to improve the synthesis of graph methods. Our design addresses the issues of these algorithms with two com- ponents: a Dynamic Task Scheduler (DTS), which reduces load unbalance and maximize resource utilization, and a Hi- erarchical Memory Interface controller (HMI), which pro- vides support for concurrent memory operations on multi- ported/multi-banked shared memories. We evaluate our ap- proach by generating the accelerators for a set of SPARQL queries from the Lehigh University Benchmark (LUBM). We first analyze the load unbalance of these queries, showing that execution time among tasks can differ even of order of magnitudes. We then synthesize the queries and com- pare the performance of the resulting accelerators against the current state of the art. Experimental results show that our solution provides a speedup over the serial implementa- tion close to the theoretical maximum and a speedup up to 3.45 over a baseline parallel implementation. We conclude our study by exploring the design space to achieve maximum memory channels utilization. The best design used at least three of the four memory channels for more than 90% of the execution time.

architecture↗