DOE OSTI · 1018063
Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations
Abstract
Mechanisms for implementing a floating point only single instruction multiple data instruction set architecture are provided. A processor is provided that comprises an issue unit, an execution unit coupled to the issue unit, and a vector register file coupled to the execution unit. The execution unit has logic that implements a floating point (FP) only single instruction multiple data (SIMD) instruction set architecture (ISA). The floating point vector registers of the vector register file store both scalar and floating point values as vectors having a plurality of vector elements. The processor may be part of a data processing system.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Gschwind, Michael K. 2011-03-01. Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations. https://www.osti.gov/biblio/1018063
Cite the original work for its findings. Save a collection to share your selection of sources.