DOE OSTI · 1092967
Hardware packet pacing using a DMA in a parallel computer
Abstract
Method and system for hardware packet pacing using a direct memory access controller in a parallel computer which, in one aspect, keeps track of a total number of bytes put on the network as a result of a remote get operation, using a hardware token counter.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Chen, Dong, Heidelberger, Phillip, Vranas, Pavlos. 2013-08-13. Hardware packet pacing using a DMA in a parallel computer. https://www.osti.gov/biblio/1092967
Cite the original work for its findings. Save a collection to share your selection of sources.