DOE OSTI · 1417449
Reverse Engineering Integrated Circuits Using Finite State Machine Analysis
Abstract
In this paper, we present a methodology for reverse engineering integrated circuits, including a mathematical verification of a scalable algorithm used to generate minimal finite state machine representations of integrated circuits.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Oler, Kiri J., Miller, Carl H.. 2016-04-12. Reverse Engineering Integrated Circuits Using Finite State Machine Analysis. https://doi.org/10.2172/1417449
Cite the original work for its findings. Save a collection to share your selection of sources.