DOE OSTI · 1422725
Low power adaptive synchronizer
Abstract
A circuit adapts to the occurrence of metastable states. The circuit inhibits passing of the metastable state to circuits that follow, by clock gating the output stage. In order to determine whether or not to gate the clock of the output stage, two detect circuits may be used. One circuit detects metastability and another circuit detects metastability resolved to a wrong logic level. The results from one or both detector circuits are used to gate the next clock cycle if needed, waiting for the metastable situation to be resolved.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Sadowski, Greg. 2018-02-20. Low power adaptive synchronizer. https://www.osti.gov/biblio/1422725
Cite the original work for its findings. Save a collection to share your selection of sources.