DOE OSTI · 1483201
Memory System Design for Ultra Low Power Computationally Error Resilient Processor Microarchitectures.
Abstract
Abstract not provided.
Keep this discovery
Explore connections, maps & timelines
Srikanth, Sriseshan, Rabbat, Paul, Hein, Eric, Deng, Bobin, Conte, Thomas, Debenedictis, Erik, Cook, Jeanine, Frank, Michael P. 2017-11-01. Memory System Design for Ultra Low Power Computationally Error Resilient Processor Microarchitectures.. https://doi.org/10.1109/hpca.2018.00065
Cite the original work for its findings. Save a collection to share your selection of sources.