DOE OSTI · 1566723
Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing
Also available from
Abstract
Neuromorphic computers could overcome efficiency bottlenecks inherent to conventional computing through parallel programming and readout of artificial neural network weights in a crossbar memory array. However, selective and linear weight updates and <10-nanoampere read currents are required for learning that surpasses conventional computing efficiency. We introduce an ionic floating-gate memory array based on a polymer redox transistor connected to a conductive-bridge memory (CBM). Selective and linear programming of a redox transistor array is executed in parallel by overcoming the bridging threshold voltage of the CBMs. Synaptic weight readout with currents <10 nanoamperes is achieved by diluting the conductive polymer with an insulator to decrease the conductance. The redox transistors endure >1 billion write-read operations and support >1-megahertz write-read frequencies.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Fuller, Elliot J., Keene, Scott T. (ORCID:000000026635670X), Melianas, Armantas (ORCID:0000000234430987), Wang, Zhongrui (ORCID:0000000322640677), Agarwal, Sapan (ORCID:0000000236766986), Li, Yiyang, Tuchman, Yaakov, James, Conrad D. (ORCID:0000000332944244), Marinella, Matthew J., Yang, J. Joshua (ORCID:0000000182427531), Salleo, Alberto (ORCID:0000000274489123), Talin, A. Alec (ORCID:000000021102680X). 2019-04-25. Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing. https://doi.org/10.1126/science.aaw5581
Cite the original work for its findings. Save a collection to share your selection of sources.