DOE OSTI · 1763563
Application Note: Mixed Signal Simulation with Xyce™ 7.1
Abstract
This application note describes how Release 7.1 of the Xyce circuit simulator can be coupled with external simulators via either a Python-based interface that leverages the Python ctypes foreign function library or via the Verilog Procedural Interface (VPI). It also documents the usage of these interfaces on RHEL7 with Python 2.6 or 2.7. These interfaces are still under development and may change in the future. So, a key purpose of this application note is to solicit feedback on these interfaces from both internal Sandia Xyce users and other performers on the DARPA Posh Open Source Hardware (POSH) program.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Sholander, Peter E., Schiek, Richard. 2020-06-01. Application Note: Mixed Signal Simulation with Xyce™ 7.1. https://doi.org/10.2172/1763563
Cite the original work for its findings. Save a collection to share your selection of sources.