DOE OSTI · 2324749
FET Junction Temperature Monitoring Using Novel On-Chip Solution
Abstract
A novel junction temperature monitoring sensor is proposed and experimentally demonstrated for application in MOS-gate power devices. The sensor is created using the polycide gate electrode layer of the devices to create a temperature-sensitive resistor without any additional fabrication steps. The resistor is located on the field oxide with one end grounded at the device reference terminal to isolate it from the device current and voltage transients. It allows in-situ monitoring of the device junction temperature during active circuit operation. The technology has been implemented to monitor the junction temperature of Silicon Carbide Junction Barrier Schottky Field Effect Transistors (SiC JBSFETs) with the bi-directional FET (BiDFET).
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Narwal, Ramandeep, Agarwal, Aditi (ORCID:0000000345943398), Cheng, Tzu-Hsuan, Baliga, B. Jayant (ORCID:0000000191710080), Bhattacharya, Subhashish (ORCID:0000000193115744), Hopkins, Douglas C. (ORCID:0000000189157212). 2024-02-25. FET Junction Temperature Monitoring Using Novel On-Chip Solution. https://www.osti.gov/biblio/2324749
Cite the original work for its findings. Save a collection to share your selection of sources.