DOE OSTI · 2516809
Deploying Simulations to FPGAs for HIL-Style Tester Development
Abstract
Hardware-in-the-Loop (HIL) methodologies for test system development often require simulations capable of running at MHz speeds on FPGAs. The stringent memory and speed constraints necessitate compromises between model fidelity and execution speed. Numerically solving the underlying governing equations represents the highest accuracy, but slowest responding approach. By storing pre-determined results in look-up-tables (LUT), one can balance speed and accuracy.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Wilke, Rudeger H. T. [Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)]. 2025-01-01. Deploying Simulations to FPGAs for HIL-Style Tester Development. https://doi.org/10.2172/2516809
Cite the original work for its findings. Save a collection to share your selection of sources.