DOE OSTI · code-45353
Superstrider simulator
Abstract
A simulation of a research processor-in-memory class computer architecture running the accumulation function of sparse matrix-matrix multiply.
Keep this discovery
Explore connections, maps & timelines
Debenedictis, Erik. 2017-04-04. Superstrider simulator. https://doi.org/10.11578/dc.20201001.27
Cite the original work for its findings. Save a collection to share your selection of sources.