Search NASA⌕ Search

SEARCH · Search NASA

Results for “WAFER”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 199 records · Page 11

Oxygen Impurities and Defects in Epitaxial Layer SiC and SiC Wafer Characterized by Room and Low Temperatures FTIR

SiC as a highly promising semiconducting material has received increasing attention in the last decade. The impurities such as oxygen and hydrogen have a great effect in electronic properties of semiconducting materials. In this study, the FTIR spectra were measured at room temperature (25 C) and low temperature (-70 C) for an n-type SiC substrate, a p-type epitaxial layer SiC, and patterned Ta on a p-type epitaxial layer SiC sample. The oxygen related IR peaks were measured for all three samples at room and low temperatures. The peak at 1105 cm(exp -1) is the result of a substitutional carbon and a interstitial oxygen in SiC. The concentration of the impurity oxygen increases in the SiC epitaxial layer during the CVD and electron beam processes. For the n-type SiC substrate, this peak does not appear. The peak at 905 cm(exp -1) exists in the IR spectra only for two epitaxial layer on p-type SiC substrate samples. This peak is related to oxygen vacancy centers in SiC, which are introduced in the CVD epitaxial growth process. At low temperature, the peak at 1105 cm(exp -1) shifts down and the peak at 905 cm(exp -1) shifts up for the epitaxial layer SiC samples. It can be explained that, at low temperatures, the stress increases due to the distorted bonds. The study shows that FTIR is a very effective method to evaluate low concentration impurities in SiC.

Lu, W. J.↗

Cosmic-ray Detector with Interdigitated-Finger Pixels for two-dimensional Position Information from a Singel Wafer Side

This paper describes a type of cosmic ray detector for isotopic and energy detection of energetic nuclei which derives both dimensions of position information from one side of the detector. This simplifies the required readout electronics, since only one precision amplifier connected to the other side is required for an accurate detection of the energy loss.

Cosmic-Ray Detector↗

The effect of integration of Strontium-Bismuth-Tantalate capacitors onto SOI wafers

We report for the first time the successful integration of Strontium-Bismuth-Tantalate ferroelectric capacitors on an SOI Substrate. We have verified that the unique processing requirements of SBT capacitors does not affect the properties of the surrounding FD-SOI transistors, and, conversely, we have verified that the SOI processing does not affect the quality of the SBT capacitors.

SOI↗

The Effect of Integration of Strontium-Bismuth-Tantalate Capacitors onto SOI Wafers

We report for the first time the successful integration of Strontium-Bismuth-Tantalate ferroelectric capacitors on an SOI Substrate. We have verified that the unique processing requirements of SBT capacitors does not affect the properties of the surrounding FD-SOI transistors, and, conversely, we have verified that the SOI processing does not affect the quality of the SBT capacitors.

memory↗

Wafer bonded virtual substrate and method for forming the same

A method of forming a virtual substrate comprised of an optoelectronic device substrate and handle substrate comprises the steps of initiating bonding of the device substrate to the handle substrate, improving or increasing the mechanical strength of the device and handle substrates, and thinning the device substrate to leave a single-crystal film on the virtual substrate such as by exfoliation of a device film from the device substrate. The handle substrate is typically Si or other inexpensive common substrate material, while the optoelectronic device substrate is formed of more expensive and specialized electro-optic material. Using the methodology of the invention a wide variety of thin film electro-optic materials of high quality can be bonded to inexpensive substrates which serve as the mechanical support for an optoelectronic device layer fabricated in the thin film electro-optic material.

Atwater, Jr., Harry A.↗

Wafer bonded epitaxial templates for silicon heterostructures

A heterostructure device layer is epitaxially grown on a virtual substrate, such as an InP/InGaAs/InP double heterostructure. A device substrate and a handle substrate form the virtual substrate. The device substrate is bonded to the handle substrate and is composed of a material suitable for fabrication of optoelectronic devices. The handle substrate is composed of a material suitable for providing mechanical support. The mechanical strength of the device and handle substrates is improved and the device substrate is thinned to leave a single-crystal film on the virtual substrate such as by exfoliation of a device film from the device substrate. An upper portion of the device film exfoliated from the device substrate is removed to provide a smoother and less defect prone surface for an optoelectronic device. A heterostructure is epitaxially grown on the smoothed surface in which an optoelectronic device may be fabricated.

Atwater, Harry A., Jr.↗

HEMT Amplifiers and Equipment for their On-Wafer Testing

Power amplifiers comprising InP-based high-electron-mobility transistors (HEMTs) in coplanar-waveguide (CPW) circuits designed for operation at frequencies of hundreds of gigahertz, and a test set for onwafer measurement of their power levels have been developed. These amplifiers utilize an advanced 35-nm HEMT monolithic microwave integrated-circuit (MMIC) technology and have potential utility as local-oscillator drivers and power sources in future submillimeter-wavelength heterodyne receivers and imaging systems. The test set can reduce development time by enabling rapid output power characterization, not only of these and similar amplifiers, but also of other coplanar-waveguide power circuits, without the necessity of packaging the circuits.

Fung, King man↗

On-Wafer Measurement of a Silicon-Based CMOS VCO at 324 GHz

The world s first silicon-based complementary metal oxide/semiconductor (CMOS) integrated-circuit voltage-controlled oscillator (VCO) operating in a frequency range around 324 GHz has been built and tested. Concomitantly, equipment for measuring the performance of this oscillator has been built and tested. These accomplishments are intermediate steps in a continuing effort to develop low-power-consumption, low-phase-noise, electronically tunable signal generators as local oscillators for heterodyne receivers in submillimeter-wavelength (frequency > 300 GHz) scientific instruments and imaging systems. Submillimeter-wavelength imaging systems are of special interest for military and law-enforcement use because they could, potentially, be used to detect weapons hidden behind clothing and other opaque dielectric materials. In comparison with prior submillimeter- wavelength signal generators, CMOS VCOs offer significant potential advantages, including great reductions in power consumption, mass, size, and complexity. In addition, there is potential for on-chip integration of CMOS VCOs with other CMOS integrated circuitry, including phase-lock loops, analog- to-digital converters, and advanced microprocessors.

Samoska, Lorene↗

MMIC Amplifiers and Wafer Probes for 350 to 500 GHz

A wireless avionics interface exploits the constrained nature of data networks in flight systems to use a lightweight routing method. This simplified routing means that a processor is not required, and the logic can be implemented as an intellectual property (IP) core in a field-programmable gate array (FPGA). The FPGA can be shared with the flight subsystem application. In addition, the router is aware of redundant subsystems, and can be configured to provide hot standby support as part of the interface. This simplifies implementation of flight applications requiring hot stand - by support. When a valid inbound packet is received from the network, the destination node address is inspected to determine whether the packet is to be processed by this node. Each node has routing tables for the next neighbor node to guide the packet to the destination node. If it is to be processed, the final packet destination is inspected to determine whether the packet is to be forwarded to another node, or routed locally. If the packet is local, it is sent to an Applications Data Interface (ADI), which is attached to a local flight application. Under this scheme, an interface can support many applications in a subsystem supporting a high level of subsystem integration. If the packet is to be forwarded to another node, it is sent to the outbound packet router. The outbound packet router receives packets from an ADI or a packet to be forwarded. It then uses a lookup table to determine the next destination for the packet. Upon detecting a remote subsystem failure, the routing table can be updated to autonomously bypass the failed subsystem.

Samoska, Lorene A.↗

Whole Wafer Design and Fabrication for the Alignment of Nanostructures for Chemical Sensor Applications

A major objective in aerospace sensor development is to produce sensors that are small in size, easy to batch fabricate and low in cost, and have low power consumption The fabrication of chemical sensors involving nanostructured materials can provide these properties as well as the potential for the development of sensor systems with unique properties and improved performance. However, the fabrication and processing of nanostructures for sensor applications currently is limited in the ability to control their location on the sensor. Currently, our group at NASA Glenn Research Center has demonstrated the controlled placement of nanostructures in sensors using a sawtooth patterned electrode design. With this design the nanostructures are aligned between opposing sawtooth electrodes by applying an alternating current.

Biaggi-Labiosa, Azlin M.↗