Search NASA⌕ Search

SEARCH · Search NASA

Results for “CMOS technology”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

210 records · Page 12
All sourcesNASA NTRSDOE OSTI
NASA NTRS2025

Limitations and Feasibility of Mini X-Ray Devices in Space Environments

LIMITATIONS AND FEASIBILITY OF MINI X-RAY DEVICES IN SPACE ENVIRONMENTS As space exploration advances toward long-duration missions, reliable medical diagnostic tools become increasingly critical. The miniature x-ray (XR) technology demonstrations by the Exploration Medical Capability (ExMC) and the Exploration Medical Integrated Product Team (XMIPT) aim to assess the feasibility and utility of miniature XR devices in spaceflight. This abstract explores the limitations of current miniature XR systems, the challenges of training crew members, the potential role of clinical decision support systems (CDSS), and the feasibility of ground-based image interpretation. We also propose the integration of miniature XR into other ExMC efforts aimed at identifying the capabilities and resources needed for future exploration class missions. One of the primary challenges with miniature XR devices is the ability to achieve specific anatomical views, particularly in the confined and weightless conditions of a spacecraft. Operators may struggle to acquire diagnostic-quality images when space is limited for proper patient positioning and the volume of the imaging device. Since space radiation and detector limitations may further impact image quality, the flexibility of the operating procedures of these devices will be critical for their success in space applications. CHALLENGES IN TRAINING CREW TO OPERATE IMAGING DEVICES Training in the skills necessary to acquire diagnostic-quality scans may be a barrier for non-clinician crewmembers. The curriculum developed for crew medical officers (CMOs) will require simplification and adaptation to fit into the highly truncated pre-flight training period. Therefore, hands-on familiarization and simulation, both pre-flight and just-in-time training during missions, will be crucial to ensuring the crew can operate the devices in real-life situations. The ability to adjust acquisition parameters must be simplified or made automatic through exam selections on equipment user interfaces, and subject and operator positioning should be assisted with laser guidance and pictorial guides. POTENTIAL FOR CDSS OR ARTIFICIAL INTELLIGENCE (AI)-ASSISTED CDSS CDSS and AI-assisted CDSS offer significant promise in assisting crew members with limited medical training. These systems could provide real-time feedback on image quality and interpretation, helping to mitigate the risks of human error during space missions. Integrating procedural guidance tools, such as virtual and augmented reality, will support crewmembers in accurately positioning patients and obtaining high-quality images. However, the success of such systems will depend on the development of robust training datasets, integration with spaceflight-rated hardware, and the medical decision-making capabilities of operators. FEASIBILITY OF GROUND INTERPRETATION AND DATA TRANSMISSION Reliance on ground-based interpretation may prove difficult for acute care during exploration class-missions due to delays in transmission with increasing distance from Earth or complete communication blackout periods. In such instances where immediate interpretation for clinical intervention is required, crew must be able to interpret the images independently or utilize AI-based assistance to do so. File sizes for XR exams can also be large if numerous images are acquired and bandwidth constraints may limit data transmissions for both radiography and ultrasound exams. FUTURE WORK AND INTEGRATION INTO THE EVIDENCE LIBRARY Future work proposes integrating miniature XR devices into NASA’s Evidence Library to address medical conditions identified as significant contributors to crew morbidity and mortality. The possibility of combining miniature XR with other imaging modalities, such as ultrasound devices, is also under investigation. In conclusion, while miniature XR technology holds potential for extraterrestrial medical systems, there are significant challenges to overcome. Training, integration of AI tools, dedicated exam protocols for microgravity, and improved data transmission systems will be key to realizing the full benefits of miniature XR technology in space.

A M Nelson↗
NASA NTRSDate not supplied

Future Lightning Instruments for Weather and Climate Monitoring From LEO

Lightning is not only a natural hazard, but it also holds information about physical processes at work in deep convection and influences atmospheric oxidants that modulate ozone and methane. Hence, spaceborne lightning observations are essential for monitoring extreme events and feedbacks in Earth’s climate system. Low-Earth orbiting (LEO) lightning mapping instruments established a 25-year record of global lightning activity and resulted in a wealth of studies that motivated its designation as an Essential Climate Variable by the World Meteorological Organization. Although geostationary observations of lightning have become increasingly available since 2017, LEO lightning mappers continue to serve critical needs given their unique vantage point and acceptance as a unifying reference for geostationary lightning mapper and ground-based global lightning datasets. At the close of 2023, the Lightning Imaging Sensor (LIS) will cease operations on the International Space Station, which introduces a critical gap in LEO-based monitoring of global lightning activity. To address this need, NASA is developing new lightning mapping technology that enables future LEO-based satellite missions. Existing LEO-based lightning mappers rely on narrowband optical emissions centered on 777.4-nm and detectors that capture 500 images per second to detect lightning both day and night. Lightning can also produce optical emissions in a narrowband centered on 337-nm without any corresponding emissions at the traditionally used near-infrared (NIR) wavelength. These near-ultraviolet (UV) emissions are associated with earlier stage electrical breakdown (e.g., streamers), may frequent intense regions of deep convective storms, and may be a significant source of nitrogen oxide production in the upper atmosphere. A new lightning mapping instrument called the CubeSat Lightning Imaging and Detection Experiment (CLIDE) is being designed at NASA Marshall Space Flight Center to use high-speed, scientific CMOS image sensors capable of detecting lightning’s transient optical emissions in the near-UV and NIR during both daylit and nighttime scenes. This will extend the record of global lightning activity and help pave the way for future small satellite missions that combine radio and optical lightning detectors to obtain novel three-dimensional maps of lightning on a global scale, which can revolutionize the way lightning is used to monitor weather and understand changes in climate.

lightning↗
NASA NTRS2006

Fault Tolerance Implementation within SRAM Based FPGA Designs based upon Single Event Upset Occurrence Rates

Emerging technology is enabling the design community to consistently expand the amount of functionality that can be implemented within Integrated Circuits (ICs). As the number of gates placed within an FPGA increases, the complexity of the design can grow exponentially. Consequently, the ability to create reliable circuits has become an incredibly difficult task. In order to ease the complexity of design completion, the commercial design community has developed a very rigid (but effective) design methodology based on synchronous circuit techniques. In order to create faster, smaller and lower power circuits, transistor geometries and core voltages have decreased. In environments that contain ionizing energy, such a combination will increase the probability of Single Event Upsets (SEUs) and will consequently affect the state space of a circuit. In order to combat the effects of radiation, the aerospace community has developed several "Hardened by Design" (fault tolerant) design schemes. This paper will address design mitigation schemes targeted for SRAM Based FPGA CMOS devices. Because some mitigation schemes may be over zealous (too much power, area, complexity, etc.. . .), the designer should be conscious that system requirements can ease the amount of mitigation necessary for acceptable operation. Therefore, various degrees of Fault Tolerance will be demonstrated along with an analysis of its effectiveness.

Berg, Melanie↗
NASA NTRS2018

Radiation Testing Electronics with Heavy Ions-The Best Way to Hit a Target Moving Ever Exponentially Faster

In 1972, when engineers at Hughes Aircraft Corporation discovered that errors in their satellite avionics were being caused by cosmic rays (so-called single-event effects, or SEE), Moore's Law was only 7 years old. Now, more than 45 years on, the scaling that drove Moore's Law for its first 35 years has reached its limits. However, electronics technology continues to evolve exponentially and SEE remain a formidable issue for use of electronics in space. SEE occur when a single ionizing particle passes through a sensitive volume in an active semiconductor device and generates sufficient charge to cause anomalous behavior or failure in the device. Because SEE can occur at any time during the mission, the emphasis of SEE risk management methodologies is ensuring that all SEE modes in a device under test are detected by the test. Because a particle's probability of causing an SEE generally increases as the particle becomes more ionizing, heavy-ion beams have been and remain the preferred tools for elucidating SEE vulnerabilities. In this talk we briefly discuss space radiation environments and SEE mechanisms, describe SEE test methodologies and discuss current and future challenges for use of heavy-ion beams for SEE testing in an era when the continued validity of Moore's law depends on innovation rather than CMOS scaling.

space radiation environments↗
NASA NTRS2011

NASA Tech Briefs, February 2011

Topics covered include: Multi-Segment Radius Measurement Using an Absolute Distance Meter Through a Null Assembly; Fiber-Optic Magnetic-Field-Strength Measurement System for Lightning Detection; Photocatalytic Active Radiation Measurements and Use; Computer Generated Hologram System for Wavefront Measurement System Calibration; Non-Contact Thermal Properties Measurement with Low-Power Laser and IR Camera System; SpaceCube 2.0: An Advanced Hybrid Onboard Data Processor; CMOS Imager Has Better Cross-Talk and Full-Well Performance; High-Performance Wireless Telemetry; Telemetry-Based Ranging; JWST Wavefront Control Toolbox; Java Image I/O for VICAR, PDS, and ISIS; X-Band Acquisition Aid Software; Antimicrobial-Coated Granules for Disinfecting Water; Range 7 Scanner Integration with PaR Robot Scanning System; Methods of Antimicrobial Coating of Diverse Materials; High-Operating-Temperature Barrier Infrared Detector with Tailorable Cutoff Wavelength; A Model of Reduced Kinetics for Alkane Oxidation Using Constituents and Species for N-Heptane; Thermally Conductive Tape Based on Carbon Nanotube Arrays; Two Catalysts for Selective Oxidation of Contaminant Gases; Nanoscale Metal Oxide Semiconductors for Gas Sensing; Lightweight, Ultra-High-Temperature, CMC-Lined Carbon/Carbon Structures; Sample Acquisition and Handling System from a Remote Platform; Improved Rare-Earth Emitter Hollow Cathode; High-Temperature Smart Structures for Engine Noise Reduction and Performance Enhancement; Cryogenic Scan Mechanism for Fourier Transform Spectrometer; Piezoelectric Rotary Tube Motor; Thermoelectric Energy Conversion Technology for High-Altitude Airships; Combustor Computations for CO2-Neutral Aviation; Use of Dynamic Distortion to Predict and Alleviate Loss of Control; Cycle Time Reduction in Trapped Mercury Ion Atomic Frequency Standards; and A (201)Hg+ Comagnetometer for (199)Hg+ Trapped Ion Space Atomic Clocks.

Source record↗
NASA NTRS1983

Low background IR detector and detector array evaluations

A technology program has been underway at Ames since 1978 to develop and evaluate detectors and integrated detector arrays for low-background astronomical applications. The approach is to evaluate existing (less than 24 micron) array technology under low-background conditions, with the aim of adapting and optimizing existing devices. For longer wavelengths, where the technology is much less mature, development is sponsored and devices are evaluated, in both discrete and array formats, for eventual applications. The status of this program has been reported previously. We rely on industrial and university sources for the detectors. Typically, after a brief functionality check in the supplier's laboratory, we work with the device at Ames to characterize its low-background performance. In the case of promising arrays or detectors, we conduct ground-based telescope testing to face the problems associated with real applications. A list of devices tested at Ames is given. In the array category, accumulation-mode charge-injection-devices (AMCIDs) appear repeatedly; this reflects our recent experience with the 2 x 64 and 16 x 16 arrays. Results from the 1 x 16 CID and InSb CCD have been reported. The status of our tests of the discrete Ge:x detectors from Lawrence Berkeley Laboratory are described below. Tests of a 1 x 2 switched sample photoconductor array are just beginning. A 32-channel CMOS multiplexer has been tested at 10 K. Low-temperature silicon MOSFETs and germanium JFETs have also been tested, primarily at Ball Aerospace. This paper describes results to date on three elements of this program: AMCID array, discrete Ge:Ga detectors, and Ge JFET preamplifiers.

Goebel, J. H.↗
NASA NTRS2009

Assessment of SOI AND Gate, Type CHT-7408, for Operation in Extreme Temperature Environments

Electronic parts based on silicon-on-insulator (SOI) technology are finding widespread applications due to their ability to operate in harsh environments and the benefits they offer as compared to their silicon counterparts. Due to their construction, they are tailored for high temperature operation and show good tolerance to radiation events. In addition, their inherent design lessens the formation of parasitic junctions, thereby reducing leakage currents, decreasing power consumption, and enhancing speed. These devices are typically rated in temperature capability from -55 C to about +225 C, and their characteristics over this temperature range are documented in data sheets. Since electronics in some of NASA space exploration missions are required to operate under extreme temperature conditions, both cold and hot, their characteristic behavior within the full temperature spectrum must be determined to establish suitability for use in space applications. The effects of extreme temperature exposure on the performance of a new commercial-off-the-shelf (COTS) SOI AND gate device were evaluated in this work. The high temperature, quad 2-inputs AND gate device, which was recently introduced by CISSOID, is fabricated using a CMOS SOI process. Some of the specifications of the CHT-7408 chip are listed in a table. By supplying a constant DC voltage to one gate input and a 10 kHz square wave into the other associated gate input, the chip was evaluated in terms of output response, output rise (t(sub r)) and fall times (tf), and propagation delays (using a 50% level between input and output during low to high (tPLH) and high to low (tPHL) transitions). The supply current of the gate circuit was also obtained. These parameters were recorded at various test temperatures between -195 C and +250 C using a Sun Systems environmental chamber programmed at a temperature rate of change of 10 C/min. In addition, the effects of thermal cycling on this chip were determined by exposing it to a total of 12 cycles between -195 C and +250 C. Following the cycling activity, measurements were performed again at the test temperatures of -195 C, +21 C, and +250 C.

Patterson, Richard↗
NASA NTRS2002

High-Power, High-Frequency Si-Based (SiGe) Transistors Developed

Future NASA, DOD, and commercial products will require electronic circuits that have greater functionality and versatility but occupy less space and cost less money to build and integrate than current products. System on a Chip (SOAC), a single semiconductor substrate containing circuits that perform many functions or containing an entire system, is widely recognized as the best technology for achieving low-cost, small-sized systems. Thus, a circuit technology is required that can gather, process, store, and transmit data or communications. Since silicon-integrated circuits are already used for data processing and storage and the infrastructure that supports silicon circuit fabrication is very large, it is sensible to develop communication circuits on silicon so that all the system functions can be integrated onto a single wafer. Until recently, silicon integrated circuits did not function well at the frequencies required for wireless or microwave communications, but with the introduction of small amounts of germanium into the silicon to make silicon-germanium (SiGe) transistors, silicon-based communication circuits are possible. Although microwavefrequency SiGe circuits have been demonstrated, there has been difficulty in obtaining the high power from their transistors that is required for the amplifiers of a transmitter, and many researchers have thought that this could not be done. The NASA Glenn Research Center and collaborators at the University of Michigan have developed SiGe transistors and amplifiers with state-of-the-art output power at microwave frequencies from 8 to 20 GHz. These transistors are fabricated using standard silicon processing and may be integrated with CMOS integrated circuits on a single chip. A scanning electron microscope image of a typical SiGe heterojunction bipolar transistor is shown in the preceding photomicrograph. This transistor achieved a record output power of 550 mW and an associated power-added efficiency of 33 percent at 8.4 GHz, as shown. Record performance was also demonstrated at 12.6 and 18 GHz. Developers have combined these state-of-the-art transistors with transmission lines and micromachined passive circuit components, such as inductors and capacitors, to build multistage amplifiers. Currently, a 1-W, 8.4-GHz power amplifier is being built for NASA deep space communication architectures.

Ponchak, George E.↗
NASA NTRS1986

Hardware requirements: A new generation partial reflection radar for studies of the equatorial mesosphere

A new partial reflection (PR) radar is being developed for operation at the proposed Equatorial Observatory. The system is being designed to make maximum use of recent advances in solid-state technology in order to minimize the power requirements. In particular, it is planned to use a solid-state transmitter in place of the tube transmitters previously used in PR systems. Solid-state transmitters have the advantages that they do not need high voltage supplies, they do not require cathode heaters with a corresponding saving in power consumption and parts are readily available and inexpensive. It should be possible to achieve 15 kW peak powers with recently announced fast switching transistors. Since high mean powers are desirable for obtaining good signal-to-noise ratios, it is also planned to phase code the transmitted pulses and decode after coherent integration. All decoding and signal processing will be carried out in dedicated microprocessors before the signals are passed to a microcomputer for on-line analysis. Recent tests have shown that an Olivetti M24 micro (an IBM compatible) running an 8-MHz clock with a 8087 coprocessor can analyze data at least as fast as the minicomputers presently being used with the Adelaide PR rad ar and at a significantly lower cost. The processed winds data will be stored in nonvolatile CMOS RAM modules; about 0.5 to 1 Mbyte is required to store one week's information.

Vincent, R. A.↗
NASA NTRS1997

Micro-Mechanical Voltage Tunable Fabry-Perot Filters Formed in (111) Silicon

The MEMS (Micro-Electro-Mechanical-Systems) technology is quickly evolving as a viable means to combine micro-mechanical and micro-optical elements on the same chip. One MEMS technology that has recently gained attention by the research community is the micro-mechanical Fabry-Perot optical filter. A MEMS based Fabry-Perot consists of a vertically integrated structure composed of two mirrors separated by an air gap. Wavelength tuning is achieved by applying a bias between the two mirrors resulting in an attractive electrostatic force which pulls the mirrors closer. In this work, we present a new micro-mechanical Fabry-Perot structure which is simple to fabricate and is integratable with low cost silicon photodetectors and transistors. The structure consists of a movable gold coated oxide cantilever for the top mirror and a stationary Au/Ni plated silicon bottom mirror. The fabrication process is single mask level, self aligned, and requires only one grown or deposited layer. Undercutting of the oxide cantilever is carried out by a combination of RIE and anisotropic KOH etching of the (111) silicon substrate. Metallization of the mirrors is provided by thermal evaporation and electroplating. The optical and electrical characteristics of the fabricated devices were studied and show promissing results. A wavelength shift of 120nm with 53V applied bias was demonstrated by one device geometry using 6.27 micrometer air gap. The finesse of the structure was 2.4. Modulation bandwidths ranging from 91KHz to greater than 920KHz were also observed. Theoretical calculations show that if mirror reflectivity, smoothness, and parallelism are improved, a finesse of 30 is attainable. The predictions also suggest that a reduction of the air gap to 1 micrometer results in an increased wavelength tuning range of 175 nm with a CMOS compatible 4.75V.

Patterson, James D.↗
NASA NTRS2012

Development of Two Color Fluorescent Imager and Integrated Fluidic System for Nanosatellite Biology Applications

Nanosatellites offer frequent, low-cost space access as secondary payloads on launches of larger conventional satellites. We summarize the payload science and technology of the Microsatellite in-situ Space Technologies (MisST) nanosatellite for conducting automated biological experiments. The payload (two fused 10-cm cubes) includes 1) an integrated fluidics system that maintains organism viability and supports growth and 2) a fixed-focus imager with fluorescence and scattered-light imaging capabilities. The payload monitors temperature, pressure and relative humidity, and actively controls temperature. C. elegans (nematode, 50 m diameter x 1 mm long) was selected as a model organism due to previous space science experience, its completely sequenced genome, size, hardiness, and the variety of strains available. Three strains were chosen: two green GFP-tagged strains and one red tdTomato-tagged strain that label intestinal, nerve, and pharyngeal cells, respectively. The integrated fluidics system includes bioanalytical and reservoir modules. The former consists of four 150 L culture wells and a 4x5 mm imaging zone the latter includes two 8 mL fluid reservoirs for reagent and waste storage. The fluidic system is fabricated using multilayer polymer rapid prototyping: laser cutting, precision machining, die cutting, and pressure-sensitive adhesives it also includes eight solenoid-operated valves and one mini peristaltic pump. Young larval-state (L2) nematodes are loaded in C. elegans Maintenance Media (CeMM) in the bioanalytical module during pre-launch assembly. By the time orbit is established, the worms have grown to sufficient density to be imaged and are fed fresh CeMM. The strains are pumped sequentially into the imaging area, imaged, then pumped into waste. Reagent storage utilizes polymer bags under slight pressure to prevent bubble formation in wells or channels. The optical system images green and red fluorescence bands by excitation with blue (473 nm peak) and amber (587 nm peak) LEDs it achieves 8 m lateral resolution using a CMOS imaging chip (as configured for serial data speeds) or 4 m resolution using USB imaging chips. The imager consists of a modified commercial off-the-shelf CMOS chip camera, amber, blue and white LEDs, as well as a relay lens and dual-band filters to obviate moving parts while supporting both fluorescence wavelengths.

Wu, Diana Terri↗
NASA NTRS2012

Downsampling Photodetector Array with Windowing

In a photon counting detector array, each pixel in the array produces an electrical pulse when an incident photon on that pixel is detected. Detection and demodulation of an optical communication signal that modulated the intensity of the optical signal requires counting the number of photon arrivals over a given interval. As the size of photon counting photodetector arrays increases, parallel processing of all the pixels exceeds the resources available in current application-specific integrated circuit (ASIC) and gate array (GA) technology; the desire for a high fill factor in avalanche photodiode (APD) detector arrays also precludes this. Through the use of downsampling and windowing portions of the detector array, the processing is distributed between the ASIC and GA. This allows demodulation of the optical communication signal incident on a large photon counting detector array, as well as providing architecture amenable to algorithmic changes. The detector array readout ASIC functions as a parallel-to-serial converter, serializing the photodetector array output for subsequent processing. Additional downsampling functionality for each pixel is added to this ASIC. Due to the large number of pixels in the array, the readout time of the entire photodetector is greater than the time between photon arrivals; therefore, a downsampling pre-processing step is done in order to increase the time allowed for the readout to occur. Each pixel drives a small counter that is incremented at every detected photon arrival or, equivalently, the charge in a storage capacitor is incremented. At the end of a user-configurable counting period (calculated independently from the ASIC), the counters are sampled and cleared. This downsampled photon count information is then sent one counter word at a time to the GA. For a large array, processing even the downsampled pixel counts exceeds the capabilities of the GA. Windowing of the array, whereby several subsets of pixels are designated for processing, is used to further reduce the computational requirements. The grouping of the designated pixel frame as the photon count information is sent one word at a time to the GA, the aggregation of the pixels in a window can be achieved by selecting only the designated pixel counts from the serial stream of photon counts, thereby obviating the need to store the entire frame of pixel count in the gate array. The pixel count se quence from each window can then be processed, forming lower-rate pixel statistics for each window. By having this processing occur in the GA rather than in the ASIC, future changes to the processing algorithm can be readily implemented. The high-bandwidth requirements of a photon counting array combined with the properties of the optical modulation being detected by the array present a unique problem that has not been addressed by current CCD or CMOS sensor array solutions.

Patawaran, Ferze D.↗