Search NASA⌕ Search

SEARCH · Search NASA

Results for “Digital control hardware”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 217 records · Page 12

Design and evaluation of an optical fine-pointing control system for telescopes utilizing a digital star sensor

One of the most significant problems associated with the development of large orbiting astronomical telescopes is that of maintaining the very precise pointing accuracy required. A proposed solution to this problem utilizes dual-level pointing control. The primary control system maintains the telescope structure attitude stabilized within the field of view to the desired accuracy. In order to demonstrate the feasibility of optically stabilizing the star images to the desired accuracy a regulating system has been designed and evaluated. The control system utilizes a digital star sensor and an optical star image motion compensator, both of which have been developed for this application. These components have been analyzed mathematically, analytical models have been developed, and hardware has been built and tested.

Ostroff, A. J.↗

A real-time simulation facility for advanced digital guidance and control system research

A real-time simulation facility built at NASA's Langley Research Center to support digital guidance and control research and development activities is examined. The unit has recently been used to develop autoland systems for VTOL. The paper describes the autoland experiment and the flight environment, the simulation facility hardware and software, and presents typical simulation data to illustrate the type of data analysis carried out during software development. Finally, flight data for a later version of the autoland system are presented to demonstrate the simulation's capability to predict overall system behavior.

Bryant, W. H.↗

Toward Evolvable Hardware Chips: Experiments with a Programmable Transistor Array

Evolvable Hardware is reconfigurable hardware that self-configures under the control of an evolutionary algorithm. We search for a hardware configuration can be performed using software models or, faster and more accurate, directly in reconfigurable hardware. Several experiments have demonstrated the possibility to automatically synthesize both digital and analog circuits. The paper introduces an approach to automated synthesis of CMOS circuits, based on evolution on a Programmable Transistor Array (PTA). The approach is illustrated with a software experiment showing evolutionary synthesis of a circuit with a desired DC characteristic. A hardware implementation of a test PTA chip is then described, and the same evolutionary experiment is performed on the chip demonstrating circuit synthesis/self-configuration directly in hardware.

Stoica, Adrian↗

Evaluating Protection System Performance for a Real-World Weak Grid Area With High Inverter-Based Resources

This paper evaluates an existing protection scheme implemented in a real-world weak grid area with a high penetration of inverter-based resources (IBRs). The study aims to assess the reliability and adequacy of protection schemes originally designed for traditional synchronous machine systems and determine whether they can continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with an IBR original equipment manufacturer black-box model is used to perform fault studies and generate COMTRADE data, which are replayed by a realtime digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBRonly scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. These findings provide utilities with valuable insights for improving their protection systems in high-IBRs.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Concurrent system-level error detection using a watchdog processor

This paper describes the design of a watchdog coprocessor for detecting hardware and software errors. The watchdog executes assertions about the process running on the main computer. Both general purpose an special purpose (used to check systems such as digital signal processors, telephone switching systems, or digital flight controllers) watchdog designs are described. The improvement of error coverage by adding control flow checking facilities is discussed. The implementation of the watchdog as a software process is presented.

Mahmood, A.↗

2nd Generation QUATARA Flight Computer Project

Single core flight computer boards have been designed, developed, and tested (DD&T) to be flown in small satellites for the last few years. In this project, a prototype flight computer will be designed as a distributed multi-core system containing four microprocessors running code in parallel. This flight computer will be capable of performing multiple computationally intensive tasks such as processing digital and/or analog data, controlling actuator systems, managing cameras, operating robotic manipulators and transmitting/receiving from/to a ground station. In addition, this flight computer will be designed to be fault tolerant by creating both a robust physical hardware connection and by using a software voting scheme to determine the processor's performance. This voting scheme will leverage on the work done for the Space Launch System (SLS) flight software. The prototype flight computer will be constructed with Commercial Off-The-Shelf (COTS) components which are estimated to survive for two years in a low-Earth orbit.

Falker, Jay↗

Digitally Calibrated TR Modules Enabling Real-Time Beamforming SweepSAR Architectures

SweepSAR, a novel radar architecture that depends on a DBF (digital beamforming) array, requires calibration accuracies that are order(s) of magnitude greater than is possible with traditional techniques, such as a priori characterization of TR (transmit/receive) modules in thermal vacuum chambers, or simple loop-back of the calibration signal. The advantages of a SweepSAR architecture are so great that it is worth applying significant resources to calibration efforts. Due to the nature of the DBF, each channel contains a digitizer and very powerful digital processor. Each channel can independently digitize (with the digitizer) and analyze (with the processor) its channel's unique calibration signal, and extract the relevant calibration parameters, namely channel gain and channel phase delay commonly referred to as the gain (or amplitude) and phase of the channel. Using the processor, each channel's gain and phase can theoretically be estimated with arbitrary precision through averaging a sufficiently large number of samples. Systematic errors and the changing gain and phase of the channels, typically due to temperature drifts, limits how long the averaging can occur, which limits the precision of the calibration estimate. However, results indicate that calibration knowledge of both the transmit and receive chains of each TR module can be improved by one or two orders of magnitude. Due to the digital nature of the receiver data, the channel's gain and phase may be corrected by a similar amount, while the transmit chain can only be corrected in a traditional manner. To implement Sweep SAR, the order of magnitude improvement in the knowledge of the channel's gain and phase is needed, and the control of the receiver to a similar level is required. Inherent to the DBF array is the individual digitization of each of the array's receiver channels. Current systems typically combine all of the analog signals in the array into one or two analog channels, which are then digitized and processed. All signal conditioning performed prior to digitization is done using analog hardware (which is less precise than digital signal conditioning and dependent on temperature). The DBF digitizes every signal prior to combining, and can therefore analyze and correct received signals, as well as analyze signals that are being transmitted through analog hardware (by sampling a copy and digitizing). Each channel of a DBF also has a powerful processor. With this combination, one is able to digitize, analyze, and correct each channel prior to its being combined. A unique factor is the ability to digitize and analyze (in real time) each of the array's channels independently, allowing one to achieve unprecedented knowledge of each channel's performance (gain and phase), and since the combining is done digitally, each receive channel can be corrected prior to combining. This enables an unprecedented level of accuracy and control through onboard processing. SweepSAR promises significant increases in instrument capability for solid earth and biomass remote sensing, while reducing mission mass and cost. This new instrument concept requires new methods for calibrating the multiple channels, which must be combined onboard, in real time. New methods are being developed for digitally calibrating digital beam-forming arrays to reduce development time, risk, and cost of precision calibrated TR modules for array architectures by accurately tracking modules' characteristics through closed-loop digital calibration, thus tracking systematic changes regardless of temperature.-

Hoffman, James P.↗

Study of the Protection Improvements for a Weak Grid Area With High Inverter-Based Resources (IBRs)

This project designs enhanced protection scheme for the real-world weak grid area with a high penetration of IBRs. As the existing protection schemes are originally designed for traditional synchronous machines, we first evaluate if the protection scheme will continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with IBR original equipment manufacturer black-box models is used to perform fault studies and generate COMTRADE data, which are replayed by a real-time digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBR-only scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. Enhanced protection is designed to address the challenge of lack of negative sequence current from IBRs, including increased restraining factors a2 and k2 to block 32Q or using V instead QV ORDER for ground faults, enhanced mho distance element with voltage and phase angle supervision for L-L faults. The efficacy of enhanced protection logic is validated and proven to work reliably. Additionally, IEEE Std. 2800-2022 negative sequence current compliant GFL and GFM IBRs from another vendor are tested and proven to work reliably without need for enhanced logic. Therefore, this work provides valuable decision-making for utilities facing protection system challenges due to IBRs, either designing enhanced protection scheme or requesting their IBRs being IEEE Std. 2800-2022 compliant to produce regulated negative sequence current for protection relay to make correct decision.

24 POWER TRANSMISSION AND DISTRIBUTION↗

An interactive lake survey program

Consideration is given to the development and operation of the interactive lake survey program developed by the Jet Propulsion Laboratory and the Environmental Protection Agency. The program makes it possible to locate, isolate, and store any number of water bodies on the basis of a given digital image. The stored information may be used to generate statistical analyses of each body of water including the lake surface area and the shoreline perimeter. The hardware includes a 360/65 host computer, a Ramtek G100B display controller, and a trackball cursor. The system is illustrated by the LAKELOC operation as it would be applied to a Landsat scene, noting the FARINA and STATUS programs. The water detection algorithm, which increases the accuracy with which water and land data may be separated, is discussed.

Smith, A. Y.↗

Expansion of flight simulator capability for study and solution of aircraft directional control problems on runways

The development, evaluation, and evaluation results of a DC-9-10 runway directional control simulator are described. An existing wide bodied flight simulator was modified to this aircraft configuration. The simulator was structured to use either two of antiskid simulations; (1) an analog mechanization that used aircraft hardware; or (2) a digital software simulation. After the simulation was developed it was evaluated by 14 pilots who made 818 simulated flights. These evaluations involved landings, rejected takeoffs, and various ground maneuvers. Qualitatively most pilots evaluated the simulator as realistic with good potential especially for pilot training for adverse runway conditions.

Kibbee, G. W.↗

A Hardware Platform for Tuning of MEMS Devices Using Closed-Loop Frequency Response

We report on the development of a hardware platform for integrated tuning and closed-loop operation of MEMS gyroscopes. The platform was developed and tested for the second generation JPL/Boeing Post-Resonator MEMS gyroscope. The control of this device is implemented through a digital design on a Field Programmable Gate Array (FPGA). A software interface allows the user to configure, calibrate, and tune the bias voltages on the micro-gyro. The interface easily transitions to an embedded solution that allows for the miniaturization of the system to a single chip.

gyroscope controls↗

Evaluating Protection System Performance for a Real-World Weak Grid Area With High Inverter-Based Resources: Preprint

This paper evaluates an existing protection scheme implemented in a real-world weak grid area with a high penetration of inverter-based resources (IBRs). The study aims to assess the reliability and adequacy of protection schemes originally designed for traditional synchronous machine systems and determine whether they can continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with an IBR original equipment manufacturer black-box model is used to perform fault studies and generate COMTRADE data, which are replayed by a real-time digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBR-only scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. These findings provide utilities with valuable insights for improving their protection systems in high-IBRs.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Real-Time Testbed for Smart Grid Recloser Controller

The growing need for a low voltage recloser has become apparent due to the rise in requirements for a smart grid. This includes more detailed management of power flow forward (towards load) and backward (towards generation), source synchronization in real time, more indepth fault responses, and the use of green energy. The SEL-651R-2 relay is a device that can manage these needs, especially in fault response and synchronization, and is commonly used in systems called microgrids. Microgrids are distribution level systems that are able to operate separated from the main grid, are typically installed much closer to the load(s), and are fed by distributed energy resources (DERs), such as wind, solar or diesel generators. The SEL-651R-2 is normally used in the field with presets operative settings, but the Western Michigan University (WMU) Center for Interdisciplinary Research on Secure, Efficient and Sustainable Energy Technology (WMU InterEnergy Center) wished to test this device in its range of capabilities for microgrid application. A Hardware-In-the-Loop (HIL) testbed was implemented and used through the Real Time Digital Simulator (RTDS) using the RSCAD software to test the SEL-651R-2's use cases and functions. The testbed includes a microgrid with interconnection to a larger main grid, and the relay is meant to control the recloser at the point of common coupling (PCC) between the main grid and microgrid. The testbed shows how basic protections, reclosing, and synchronization checks function when handling faults that affect both the microgrid and the main grid.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Testability enhancement in digital system design

A new way of employing hardware redundancy to reduce the number of tests for fault detection in both combinational and synchronous sequential circuits is investigated. An approach is presented for utilizing systematic redundancy to simplify design work. Models for PLM (programmable logic module) and CMM (controllable memory module) are depicted. Systematic design and detection procedures are described. Using these procedures, an easily testable circuit (for stuck faults) can be designed. In contrast to the earlier results on fault detection in logic circuit, two tests are needed to detect any stuck faults of combinational logic circuit. Four tests are necessary and sufficient to detect any stuck faults of elementary logic gates and the malfunction of flip-flops of synchronous sequential circuit using Delay flip-flops or trigger flip-flops.

Chuang, C. S.↗

Flight experience with a digital integrated propulsion control system on an F-111E airplane

A digital integrated propulsion control system (IPCS) installed in the left side of an F-111 E aircraft was tested in flight. The F-111 aircraft was selected for the IPCS program because it incorporated a variable geometry inlet and an afterburning turbofan engine and had two engines, one of which could remain in the normal configuration to ensure flight safety. Flight data were compared with results of tests run in an altitude test chamber. The digital system was found to be capable of duplicating the standard engine and inlet control systems. Instabilities such as inlet buzz and afterburner rumble were detected and controlled. The usefulness of an altitude chamber for developing a software and testing hardware was proven. The flexibility of IPCS was demonstrated when an autothrottle, an in-flight thrust calculation, and a coannular noise study capability were added at the end of the flight tests.

Burcham, F. W., Jr.↗

Using Commercial Off-the-Shelf Software Tools for Space Shuttle Scientific Software

In October 1993, the Astronaut Science Advisor (ASA) was on board the STS-58 flight of the space shuttle. ASA is an interactive system providing data acquisition and analysis, experiment step re-scheduling, and various other forms of reasoning. As fielded, the system runs on a single Macintosh PowerBook 170, which hosts the six ASA modules. There is one other piece of hardware, an external (GW Instruments, Sommerville, Massachusetts) analog-to-digital converter connected to the PowerBook's SCSI port. Three main software tools were used: LabVIEW, CLIPS, and HyperCard: First, a module written in LabVIEW (National Instruments, Austin, Texas) controls the A/D conversion and stores the resulting data in appropriate arrays. This module also analyzes the numerical data to produce a small set of characteristic numbers or symbols describing the results of an experiment trial. Second, a forward-chaining inference system written in CLIPS (NASA) uses the symbolic information provided by the first stage with a static rule base to infer decisions about the experiment. This expert system shell is used by the system for diagnosis. The third component of the system is the user interface, written in HyperCard (Claris Inc. and Apple Inc., both in Cupertino, California).

Groleau, Nicolas↗

The digital implementation of control compensators: The coefficient wordlength issue

There exists a number of mathematical procedures for designing discrete-time compensators. However, the digital implementation of these designs, with a microprocessor for example, has not received nearly as thorough an investigation. The finite-precision nature of the digital hardware makes it necessary to choose an algorithm (computational structure) that will perform 'well-enough' with regard to the initial objectives of the design. This paper describes a procedure for estimating the required fixed-point coefficient wordlength for any given computational structure for the implementation of a single-input single-output LOG design. The results are compared to the actual number of bits necessary to achieve a specified performance index.

Moroney, P.↗

The digital implementation of control compensators - The coefficient wordlength issue

There exist a number of mathematical procedures for designing discrete-time compensators. However, the digital implementation of these designs, with a microprocessor, for example, has not received nearly as thorough an investigation. The finite-precision nature of the digital hardware makes it necessary to choose a computational structure that will perform adequately with regard to the initial objectives of the design. This paper describes a procedure for estimating the required fixed-point coefficient wordlength for any given computational structure for the implementation of a single-input single-output LQG design. The results are compared to the actual number of bits necessary to achieve a specified performance index.

Moroney, P.↗