Search NASA⌕ Search

SEARCH · Search NASA

Results for “bit”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 235 records · Page 13

EEPROM bit failure investigation

This paper reports the investigation findings concerning of the EEPROM single bit failures that were observed on a recent NASA space mission.

EEPROM↗

Bit-serial neuroprocessor architecture

A neuroprocessor architecture employs a combination of bit-serial and serial-parallel techniques for implementing the neurons of the neuroprocessor. The neuroprocessor architecture includes a neural module containing a pool of neurons, a global controller, a sigmoid activation ROM look-up-table, a plurality of neuron state registers, and a synaptic weight RAM. The neuroprocessor reduces the number of neurons required to perform the task by time multiplexing groups of neurons from a fixed pool of neurons to achieve the successive hidden layers of a recurrent network topology.

Tawel, Raoul↗

Multiple-Bit Differential Detection of OQPSK

A multiple-bit differential-detection method has been proposed for the reception of radio signals modulated with offset quadrature phase-shift keying (offset QPSK or OQPSK). The method is also applicable to other spectrally efficient offset quadrature modulations. This method is based partly on the same principles as those of a multiple-symbol differential-detection method for M-ary QPSK, which includes QPSK (that is, non-offset QPSK) as a special case. That method was introduced more than a decade ago by the author of the present method as a means of improving performance relative to a traditional (two-symbol observation) differential-detection scheme. Instead of symbol-by-symbol detection, both that method and the present one are based on a concept of maximum-likelihood sequence estimation (MLSE). As applied to the modulations in question, MLSE involves consideration of (1) all possible binary data sequences that could have been received during an observation time of some number, N, of symbol periods and (2) selection of the sequence that yields the best match to the noise-corrupted signal received during that time. The performance of the prior method was shown to range from that of traditional differential detection for short observation times (small N) to that of ideal coherent detection (with differential encoding) for long observation times (large N).

Simon, Marvin↗

Measurements of Aperture Averaging on Bit-Error-Rate

We report on measurements made at the Shuttle Landing Facility (SLF) runway at Kennedy Space Center of receiver aperture averaging effects on a propagating optical Gaussian beam wave over a propagation path of 1,000 in. A commercially available instrument with both transmit and receive apertures was used to transmit a modulated laser beam operating at 1550 nm through a transmit aperture of 2.54 cm. An identical model of the same instrument was used as a receiver with a single aperture that was varied in size up to 20 cm to measure the effect of receiver aperture averaging on Bit Error Rate. Simultaneous measurements were also made with a scintillometer instrument and local weather station instruments to characterize atmospheric conditions along the propagation path during the experiments.

Bastin, Gary L.↗

Analysis of 100-lb(sub f) (445-N) LO2-LCH4 Reaction Control Engine Impulse Bit Performance

Recently, liquid oxygen-liquid methane (LO2-LCH4) has been considered as a potential green propellant alternative for future exploration missions. The Propulsion and Cryogenic Advanced Development (PCAD) project was tasked by NASA to develop this propulsion combination to enable safe and cost-effective exploration missions. To date, limited experience with such combinations exist, and as a result a comprehensive test program is critical to demonstrating with the viability of implementing such a system. The NASA Glenn Research Center conducted a test program of a 100-lbf (445-N) reaction control engine (RCE) at the Center s Altitude Combustion Stand (ACS), focusing on altitude testing over a wide variety of operational conditions. The ACS facility includes unique propellant conditioning feed systems (PCFS), which allow precise control of propellant inlet conditions to the engine. Engine performance as a result of these inlet conditions was examined extensively during the test program. This paper is a companion to the previous specific impulse testing paper, and discusses the pulsed-mode operation portion of testing, with a focus on minimum impulse bit (MIB) and repeatable pulse performance. The engine successfully demonstrated target MIB performance at all conditions, as well as successful demonstration of repeatable pulse widths. Some anomalous conditions experienced during testing are also discussed, including a double pulse phenomenon, which was not noted in previous test programs for this engine.

Marshall, William M.↗

Correlation Between Analog Noise Measurements and the Expected Bit Error Rate of a Digital Signal Propagating Through Passive Components

A method of determining the bit error rate (BER) of a digital circuit from the measurement of the analog S-parameters of the circuit has been developed. The method is based on the measurement of the noise and the standard deviation of the noise in the S-parameters. Once the standard deviation and the mean of the S-parameters are known, the BER of the circuit can be calculated using the normal Gaussian function.

Warner, Joseph D.↗

Heavy-Ion Testing of the Freescale Qorivva 32-bit Automotive-Grade MCU

We present single-event effects testing results from a commercially-available automotive microcontroller. We discuss the difficulties encountered testing with commercially-provided evaluation boards while attempting to classify the complex and varied failure modes of a modern 32-bit microcontroller. This work also describes some of the possible advantages to using off-the-shelf automotive-grade electronics for low-risk aerospace applications.

Heavy-Ion Testing↗

Bit Error Rate and Frame Error Rate Data Processing for Space Communications and Navigation-Related Communication System Analysis Tools

One of the capabilities that the Space Communications and Navigation (SCaN) Strategic Center for Networking, Integration, and Communications (SCENIC) user interface (UI) web application intends to provide its users is the addition of network protocol and link encryption augmentations of communication system analyses. Before any of these analyses capabilities can be modeled, the simulations of bit error rate (BER) and frame error rate (FER) against signal-to-noise ratio (SNR) have been conducted, requiring parameters from several known coding types (low-density parity-check (LDPC), convolutional, etc.), signal modulations (binary phase shift keying (BPSK), quadrature phase shift keying (QPSK), etc.), coding rates (1/2, 1/3, etc.), and frame sizes (1,280, 3,580, etc.). However, in order to extract useful information from the results of these simulations, a curve fitting technique has been applied to each resulting dataset to extend and extrapolate the curve fit of BER and FER down to 10–30 using MATLAB® Curve Fitting Toolbox™ (The MathWorks, Inc.). This is a necessary step because simulations of BER and FER were only performed to around 10–9 due to the extensive simulation time that would be required to obtain significant simulation results at the error levels desired. Furthermore, the fitted curve results were applied to a finer resolution for the SNR at 0.01-dB interval instead of the 0.05-dB interval limitation used in the simulation. All the possible combinations of the coding types, signal modulations, coding rates, frame sizes, and the extension of BER and FER curves would enable users to capture a wide range of link performances that directly relates to the addition of higher level networking data encapsulated in a frame. The curve fitting results also led to the modeling of the optical link error rate performance by solving for coding gain, FER_BER SNR delta, coded optical BER-SNR, and coded optical FER–SNR.

Communication link analysis↗

In-flight observations of multiple-bit upset in DRAMs

In-flight data is examined showing a very high incidence of multiple-bit errors in a solid-state recorder that incorporates error detection and correction. The high MBU rate is shown to be a consequence of the physical selection of memory cell locations in the recorder architecture.

single↗

Bit-Wise Arithmetic Coding for Data Compression

Consider the problem of compressing a uniformly quantized source. A traditional approach is to assign variable length codewords to the quantizer output symbols or groups of symbols. Here an alternate solution is proposed: assign a fixed length binary codeword to each output symbol in such a way that a zero is more likely than a one in every codeword bit position. The encoding procedure is described.

Arithmetic↗

A Micro Newton Impulse-Bit Hydrazine Thruster - Design, Test, and Mission Applications

A small thruster, that will herein be called the Hydrazine milliNewton Thruster (HmNT), has been designed and vacuum hot-fire tested, demonstrating a range of thrust and impulse far below the current state-of-the-art (SOA) hydrazine thruster. Steady-state thrust levels of 35–135 mN, and minimum impulse-bits of 25–120 μN-s were demonstrated over a typical operating range of inlet pressures. These capabilities provide new spacecraft and mission design options, including the following: Functional backup for Reaction Wheel Assemblies (RWAs), which can be used to prolong the useful life of RWAs; RWA replacement for certain missions to save mass, power, and cost; Precision delta-V that can be used for: proximity operations and docking maneuvers, formation flying, primary attitude control for SmallSats and CubeSats, and primary delta-V for CubeSats.

Scharf, Daniel P.↗

SEE Test Report for Texas Instruments TLV5618 2.7-V to 5.5-V Low-Power Dual 12-Bit Digital-to-Analog Converter with Power Down

The primary purpose of this testing was to characterize the Texas Instruments TLV5618 12-bit digital-to-analog converter (DAC) for single-event latchup (SEL) susceptibility. These data will be used to assess the SEL risk for the OSIRIS-REx Laser Altimeter (OLA). A secondary goal is to assess the susceptibility of the DAC to single-event transients (SET), single-event upsets (SEU), and other nondestructive SEE.

Raymond Ladbury↗

A pixel detector ROIC with a 3-bit, 40 Msps synchronous ADC per pixel for HL LHC

The prototype Fermi Compact Muon Solenoid (CMS) Pixel (FCP130), manufactured in a 130 nm process, is a readout integrated circuit (ROIC) designed for the High Luminosity upgrade of the Large Hadron Collider. It employs a synchronous analog to digital converter (ADC) for the front-end design, with signal processing and data conversion within a single bunch crossing of 25 ns. It is therefore capable of accurately detecting hits occurring in consecutive bunch crossings, without off-time registration of events, making it particularly suitable for the inner most layers of the vertex detector. The ROIC consists of a matrix of 48 × 160 pixels, each 100 × 30 μm2 in size. Each pixel contains a charge sensitive preamplifier with self-biasing leakage current compensation, eight auto-zero comparators and a Gray code encoder for a 3-bit flash-type ADC. The total power consumption is approximately 24 μW per pixel. The measured noise at the output of all the hit comparators across the ROIC is < 80 e- with threshold dispersion < 110 e-RMS, which allows an in-time threshold setting of ~ 1000 e-.

43 PARTICLE ACCELERATORS↗

The design and test results of A Giga-Bit Cable Receiver (GBCR) for the ATLAS Inner Tracker Pixel Detector

This paper presents the design and test results of a Gigabit Cable Receiver ASIC called GBCR for the HL-LHC upgrade of the ATLAS Inner Tracker (ITk) pixel detector. Three prototypes (GBCR1, GBCR2, and GBCR3) have been designed in the CERN-identified 65 nm CMOS technology. GBCR receives seven (GBCR2) or six (GBCR3) channels (RX) each at 1.28 Gbps from the front-end readout chip RD53B via flex cables up to 1 meter and Twinax cables up to 5 meters and sends the equalized and retimed signals to lpGBT. Both GBCR2 and GBCR3 ASICs have two transmitting channels (TX) that pre-emphasize the signals from lpGBT before sending them to RD53B through the same cables. No Single-Event Upset (SEU) is observed in any tested channels of GBCR2 in a 400 MeV proton beam. The extrapolated bit error rate for the future HL-LHC application is below 8*10^(-16), significantly below the specified BER criterion. GBCR3 is designed to improve the immunity to single-event-upset by applying the Triple Modular Redundancy (TMR) technology to all RX channels. The retimed signals from GBCR3 have less total jitter than those from GBCR2 (35 ps versus 79 ps). Each receiver channel of GBCR3 consumes 75% more power than that of GBCR2.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Chip Development Toward 12 bit 10 GSPS Cryogenic ADC for Multiplexed Quantum Readout

This presentation presents the background and plan for the development toward a 12 bit 10 GSPS cryogenic ADC for multiplexed quantum readout. It covers the first two chips that have been taped out and tested. It includes results for those chips and provides some context to plans for the upcoming chip tapeout and the final one to come later.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗