Search NASA⌕ Search

SEARCH · Search NASA

Results for “Power MOSFET”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 271 records · Page 15
All sourcesNASA NTRSDOE OSTI
DOE OSTI2023

PV Inverter Systems Enabled by Monolithically Integrated SiC based Four Quadrant Power Switch (4-QPS) [BiDFET]

The purpose of this project was to develop a new breed of Power Conversion Systems (PCS) for PV integration that is enabled by the newly developed 4-Quadrant Single Die SiC Power Semiconductor Switches (4-QPS) or also referred to as “Bidirectional FET (BIDFET)”. This work includes semiconductor die development, advanced packaging, converter design, development, and testing of 4-QPS enabled hardware prototypes at 1 kW (for single phase residential application) and 10 kW (for three phase commercial application). The BiDirectional Field-Effect Transistor (BiDFET) can enable circuit topologies requiring four-quadrant switches, that were earlier designed using discrete combinations of MOSFETs, IGBTs, GaN HEMTs, and PiN diodes. The monolithic nature of the BiDFET allows lower device count, smaller switch volume, lower inductance, and simpler packaging, and hence more reliable and commercially viable implementation in power electronics converters. The matrix converter topologies, now feasible using BiDFETs, can eliminate the bulky and unreliable dc link capacitors or inductors required for conventional voltage-source or current-source converters in ac–ac and ac–dc applications. The 1.2 kV BiDFET has the potential to disrupt all the applications utilizing 1.2 kV switches, including electric vehicle (EV) drivetrain, bidirectional EV chargers, industrial motor drives, solid-state transformers, datacenter power supplies, elevator drives, dc microgrids, energy storage grid integration, solid-state breakers, etc.

24 POWER TRANSMISSION AND DISTRIBUTION↗
DOE OSTI2021

Instability Issue of Paralleled Dies in an SiC Power Module in Solid-State Circuit Breaker Applications

Paralleled dies in a power module could have instability issues during high current switching transients. Here, the instability is caused by the differential-mode oscillation among paralleled MOSFETs. Conventional analyses of paralleled MOSFETs’ stability are normally limited to a single operating point, which ignores the influences of the switching trajectory and nonlinear device parameters on stability. This article reveals that the switching trajectory can significantly influence parallel stability. The analysis is improved by solving eigenvalues of state-space modeling system matrices of all operating points that the switching trajectory goes through considering nonlinear device parameters. Higher voltage and current stresses result in greater real parts of complex eigenvalues, which explains why the paralleled MOSFETs are more unstable with higher voltage and current stresses. To improve stability in solid-state circuit breaker applications, we propose a method to manipulate the switching trajectory to avoid the unstable region where the conventional hard switching trajectory normally goes through. Experimental results show that the turn- off current capability can be increased from ~five times of rated current with the gate oscillation using the conventional turn- off trajectory to ~ten times of rated current without the gate oscillation using the optimal turn- off trajectory.

42 ENGINEERING↗
DOE OSTI2021

Model Reduction by Generalized Falk Method for Efficient Field-Circuit Simulations

The Generalized Falk Method (GFM) for coordinate transformation, together with two model-reduction strategies based on this method, are presented for efficient coupled field-circuit simulations. Each model-reduction strategy is based on a decision to retain specific linearly-independent vectors, called trial vectors, to construct a vector basis for coordinate transformation. The reduced-order models are guaranteed to be stable and passive since the GFM is a congruence transformation of originally symmetric positive definite systems. We also show that, unlike the Pad´e-via-Lanczos (PVL) method, the GFM does not generate unstable positive poles while reducing the order of circuit problems. Further, the proposed GFM is also faster when compared to methods of the type Lanczos (or Krylov) that are already widely used in circuit simulations for electrothermal and electromagnetic problems. The concept of response participation factors is introduced for the selection of the trial vectors in the proposed model-reduction methods. Further, we present methods to develop simple equivalent circuit networks for the field component of the overall field-circuit system. The implementation of these equivalent circuit networks in circuit simulators is discussed. With the proposed model-reduction strategies, significant improvement on the efficiency of the generalized Falk method is illustrated for coupled field-circuit problems.

42 ENGINEERING↗
NASA NTRS1985

High-voltage, high-power, solid-state remote power controllers for aerospace applications

Two general types of remote power controller (RPC) that combine the functions of a circuit breaker and a switch were developed for use in direct-current (dc) aerospace systems. Power-switching devices used in these designs are the relatively new gate-turnoff thyristor (GTO) and poweer metal-oxide-semiconductor field-effect transistors (MOSFET). The various RPC's can switch dc voltages to 1200 V and currents to 100 A. Seven different units were constructed and subjected to comprehensive laboratory and thermal vacuum testing. Two of these were dual units that switch both positive and negative voltages simultaneously. The RPC's using MOSFET's have slow turnon and turnoff times to limit voltage spiking from high di/dt. The GTO's have much faster transition times. All RPC's have programmable overload tripout and microsecond tripout for large overloads. The basic circuits developed can be used to build switchgear limited only by the ratings of the switching device used.

Sturman, J. C.↗
NASA NTRS2011

NASA Tech Briefs, July 2011

Topics covered include: 1) Collaborative Clustering for Sensor Networks; 2) Teleoperated Marsupial Mobile Sensor Platform Pair for Telepresence Insertion Into Challenging Structures; 3) Automated Verification of Spatial Resolution in Remotely Sensed Imagery; 4) Electrical Connector Mechanical Seating Sensor; 5) In Situ Aerosol Detector; 6) Multi-Parameter Aerosol Scattering Sensor; 7) MOSFET Switching Circuit Protects Shape Memory Alloy Actuators; 8) Optimized FPGA Implementation of Multi-Rate FIR Filters Through Thread Decomposition; 9) Circuit for Communication Over Power Lines; 10) High-Efficiency Ka-Band Waveguide Two-Way Asymmetric Power Combiner; 11) 10-100 Gbps Offload NIC for WAN, NLR, and Grid Computing; 12) Pulsed Laser System to Simulate Effects of Cosmic Rays in Semiconductor Devices; 13) Flight Planning in the Cloud; 14) MPS Editor; 15) Object-Oriented Multi Disciplinary Design, Analysis, and Optimization Tool; 16) Cryogenic-Compatible Winchester Connector Mount and Retaining System for Composite Tubes; 17) Development of Position-Sensitive Magnetic Calorimeters for X-Ray Astronomy; 18) Planar Rotary Piezoelectric Motor Using Ultrasonic Horns; 19) Self-Rupturing Hermetic Valve; 20) Explosive Bolt Dual-Initiated from One Side; 21) Dampers for Stationary Labyrinth Seals; 22) Two-Arm Flexible Thermal Strap; 23) Carbon Dioxide Removal via Passive Thermal Approaches; 24) Polymer Electrolyte-Based Ambient Temperature Oxygen Microsensors for Environmental Monitoring; 25) Pressure Shell Approach to Integrated Environmental Protection; 26) Image Quality Indicator for Infrared Inspections; 27) Micro-Slit Collimators for X-Ray/Gamma-Ray Imaging; 28) Scatterometer-Calibrated Stability Verification Method; 29) Test Port for Fiber-Optic-Coupled Laser Altimeter; 30) Phase Retrieval System for Assessing Diamond Turning and Optical Surface Defects; 31) Laser Oscillator Incorporating a Wedged Polarization Rotator and a Porro Prism as Cavity Mirror; 32) Generic, Extensible, Configurable Push-Pull Framework for Large-Scale Science Missions; 33) Dynamic Loads Generation for Multi-Point Vibration Excitation Problems; 34) Optimal Control via Self-Generated Stochasticity; 35) Space-Time Localization of Plasma Turbulence Using Multiple Spacecraft Radio Links; 36) Surface Contact Model for Comets and Asteroids; 37) Dust Mitigation Vehicle; 38) Optical Coating Performance for Heat Reflectors of the JWST-ISIM Electronic Component; 39) SpaceCube Demonstration Platform; 40) Aperture Mask for Unambiguous Parity Determination in Long Wavelength Imagers; 41) Spaceflight Ka-Band High-Rate Radiation-Hard Modulator; 42) Enabling Disabled Persons to Gain Access to Digital Media; 43) Cytometer on a Chip; 44) Principles, Techniques, and Applications of Tissue Microfluidics; and 45) Two-Stage Winch for Kites and Tethered Balloons or Blimps.

Source record↗
DOE OSTI2025

Design and Commission of Solid State Switch Driver in SLAC Subbooster Modulator

The LINAC sub-booster modulator is a pulsed power supply to provide a 30kV pulse to drive a klystron in SLAC LINAC. It has utilized vacuum tetrode as pulse switch for more than 60 years. With the vacuum tetrode availability becoming less and its cost surging, a natural choice is to use solid state switch in this pulsed power modulator. To commission solid state switch in LINAC sub-booster modulator, a driver board is designed to drive a BEHLKE HTS-LC2 series MOSFET based switches. The design concept and some concerns in design will be presented. The driver board is universal for all HTS-LC2 series switches because they share the same driver signals and connections. After the driver is commissioned, two AI systems are introduced to design one core part of the driver, the results are presented here. During the commission of the driver board in the LINAC sub-booster modulators, some problems happened and were addressed.

AI Circuit Design↗
NASA NTRS2014

High Input Voltage Discharge Supply for High Power Hall Thrusters Using Silicon Carbide Devices

A power processing unit for a 15 kW Hall thruster is under development at NASA Glenn Research Center. The unit produces up to 400 VDC with two parallel 7.5 kW discharge modules that operate from a 300 VDC nominal input voltage. Silicon carbide MOSFETs and diodes were used in this design because they were the best choice to handle the high voltage stress while delivering high efficiency and low specific mass. Efficiencies in excess of 97 percent were demonstrated during integration testing with the NASA-300M 20 kW Hall thruster. Electromagnet, cathode keeper, and heater supplies were also developed and will be integrated with the discharge supply into a vacuum-rated brassboard power processing unit with full flight functionality. This design could be evolved into a flight unit for future missions that requires high power electric propulsion.

Electric Propulsion↗
NASA NTRS1979

Tests of low background photo conductors

In support of two infrared astronomy space projects, the IRAS satellite and the IRT on Spacelab 2, low-background tests were carried out on the performance and characterization of Si:Ga, Si:As, Si:Sb and Ge:Ga photoconductive detectors. These test results represent a useful appraisal of this family of detectors when operated at 1.8-4.2 K and at background power levels of 10 to the -14th to 10 to the -13th W. In addition to detector performance data, results are also presented on cryogenically cooled MOSFET amplifiers operated in the source follower and in the balanced-dc-TIA configurations.

Young, E. T.↗
NASA NTRS2011

Performance of a 100V Half-Bridge MOSFET Driver, Type MIC4103, Over a Wide Temperature Range

The operation of a high frequency, high voltage MOSFET (metal-oxide semiconductor field-effect transistors) driver was investigated over a wide temperature regime that extended beyond its specified range. The Micrel MIC4103 is a 100V, non-inverting, dual driver that is designed to independently drive both high-side and low-side N-channel MOSFETs. It features fast propagation delay times and can drive 1000 pF load with 10ns rise times and 6 ns fall times [1]. The device consumes very little power, has supply under-voltage protection, and is rated for a -40 C to +125 C junction temperature range. The floating high-side driver of the chip can sustain boost voltages up to 100 V. Table I shows some of the device manufacturer s specification.

Patterson, Richard L.↗
NASA NTRS1998

Multi-Dimensional Quantum Effect Simulation Using a Density-Gradient Model and Script-Level Programming Techniques

A density-gradient (DG) model is used to calculate quantum-mechanical corrections to classical carrier transport in MOS (Metal Oxide Semiconductor) inversion/accumulation layers. The model is compared to measured data and to a fully self-consistent coupled Schrodinger and Poisson equation (SCSP) solver. Good agreement is demonstrated for MOS capacitors with gate oxide as thin as 21 A. It is then applied to study carrier distribution in ultra short MOSFETs (Metal Oxide Semiconductor Field Effect Transistor) with surface roughness. This work represents the first implementation of the DG formulation on multidimensional unstructured meshes. It was enabled by a powerful scripting approach which provides an easy-to-use and flexible framework for solving the fourth-order PDEs (Partial Differential Equation) of the DG model.

Rafferty, Connor S.↗
DOE OSTI2020

Soft-Switching Solid-State Transformer With Reduced Conduction Loss

Solid-state transformers (SSTs) are a promising solution photovoltaic (PV), wind, traction, data center, battery energy storage system (BESS), and fast charging electric vehicle (EV) applications. The traditional SSTs are typically three-stage, i.e., hard-switching cascaded multilevel rectifiers and inverters with dual active bridge (DAB) converters, which leads to bulky passives, low efficiency, and high electromagnetic interference (EMI). This article proposes a new soft-switching solid-state transformer (S4T). The S4T has full-range zero-voltage switching (ZVS), electrolytic capacitor-less dc link, and controlled dv/dt, which reduces EMI. The S4T comprises two reverse-blocking current-source inverter (CSI) bridges, auxiliary branches for ZVS, and transformer magnetizing inductor as a reduced dc link with 60% ripple. Compared with the prior S4T, an effective change on the leakage inductance diode is made to reduce the number of the devices on the main power path by 20% for significant conduction loss saving and retain the same functionality of damping the resonance between the leakage and resonant capacitors and recycling trapped leakage energy. The conduction loss saving is crucial, being the dominating loss mechanism in SSTs. Importantly, the proposed single-stage SST not only holds the potential for high power density and high efficiency but also has full functionality, e.g., multiport dc loads integration, voltage regulation, and reactive power compensation, unlike the traditional single-stage matrix SST. The S4T can achieve single-stage isolated bidirectional dc–dc, ac–dc, dc–ac, or ac–ac conversion. It can also be configured input-series output-parallel (ISOP) in a modular way for medium-voltage (MV) grids. Hence, the S4T is a promising candidate for the SST. The full functionality, e.g., voltage buck–boost, multiport, etc., and the universality of the S4T for the dc–dc, dc–ac, and ac–ac conversion are verified through the simulations and experiments of two-port and three-port MV prototypes based on 3.3 kV SiC MOSFETs in dc–dc, dc–ac, and ac–ac modes at 2 kV.

14 SOLAR ENERGY↗
DOE OSTI2021

Current-Source Solid-State DC Transformer Integrating LVDC Microgrid, Energy Storage, and Renewable Energy Into MVDC Grid

Solid-state DC transformer to integrate low-voltage DC (LVDC) microgrid, wind turbine (WT) generator, photovoltaic (PV), and energy storage (ES) into medium-voltage (MV) direct-current (MVDC) distribution grids is attractive. This paper proposes current-source DC solid-state transformer (SST) for MVDC collection system in WT, PV, and ES farms or as an interface between the MVDC grid and the LVDC microgrid. Compared to conventional current-source converter (CSC) based SSTs, a switch reduction scheme on reverse-blocking device bridges is proposed to reduce device count and the number of devices on the DC-link current path. Importantly, the proposed switch reduction scheme is generic and can be applied to the DC ports of DC-AC, AC-DC, or DC-DC hard-switching or soft-switching CSC-based SSTs. Based on this scheme, the proposed current-source DC SSTs are derived, which have reduced electrolytic-capacitor-less DC-link. The proposed DC SSTs also achieve single-stage isolated DC-DC or DC-AC conversion, full-range zero-voltage switching (ZVS) for main switches, zero-current switching (ZCS) for resonant switches, and controlled dv/dt. The proposed DC SSTs, operating principles, predictive control method, the ZVS, and the controlled dv/dt under voltage buck-boost ranges are verified with MV simulations and an experimental prototype based on SiC MOSFETs, diodes, and a nanocrystalline transformer.

14 SOLAR ENERGY↗
NASA NTRS1984

Infrared and visible detector electronics for the Infrared Astronomical Satellite (IRAS)

The paper describes the detectors, preamplifiers, and processing electronics; the system characterization test methods and results; and the performance of the detectors and electronics during the first month of on-orbit operation of the IRAS telescope. The Focal Plane Array (FPA) consists of 62 IR channels and 8 visible channels operating at 2.5 K. The IR detectors are grouped in eight 7 or 8 channel staggered linear subarrays with shared bias voltage; the visible detectors are grouped in two 4 channel skewed arrays, also with shared bias. Each channel detector is dc coupled to a TIA preamplifier through a very low power thermally isolated JFET source follower operating at about 65 K within the FPA housing. The visible channel detectors are ac coupled to TIA preamplifiers and signal chain electronics using MOSFET source followers operating at about 2.5 K within the FPA housing. The detectors, preamplifiers, analog electronics, and grounding are discussed as they evolved and were implemented during FPA retrofit, telescope integration, and preparation for launch.

Langford, D. L.↗
DOE OSTI2023

Medium-Voltage Isolated Auxiliary Power Supply Design for High Insulation Capability, Ultra-Low Coupling Capacitance, and Small Size

To fully utilize the benefits of medium-voltage (MV) silicon carbide (SiC)-based converter and achieve high power density, the isolated auxiliary power supply (IAPS) needs to be as small as possible. However, the high insulation and low coupling capacitance requirements, considering the high voltage and high dv / dt , are constraints of size reduction. This article proposes an MV IAPS design for high insulation capability, ultra-low coupling capacitance, and small size. The topology selection, efficiency, load regulation, coupling capacitance, and size reduction considerations are discussed. A 2.5 W MV IAPS is designed and built for a 10 kV SiC mosfet -based 13.8 kV/100 kW three-phase converter, achieving a partial discharge (PD) inception voltage of higher than 15 kV rms, ultra-low coupling capacitance of 1.03 pF, and smaller size than that of the commercial products as well as the state-of-art research prototypes. Experimental results of PD test, 10 kV SiC mosfet -based half-bridge test, and 13.8 kV/100 kVA three-phase converter full rating test are conducted for design validation.

42 ENGINEERING↗
NASA NTRS1981

Cryogenic switched MOSFET characterization

Both p channel and n channel enhancement mode MOSFETs can be readily switched on and off at temperatures as low as 2.8 K so that switch sampled readout of a VLWIR Ge:Ga focal plane is electronically possible. Noise levels as low as 100 rms electrons per sample (independent of sample rate) can be achieved using existing p channel MOSFETs, at overall rates up to 30,000 samples/second per multiplexed channel (e.g., 32 detectors at a rate of almost 1,000 frames/second). Run of the mill devices, including very low power dissipation n channel FETs would still permit noise levels of the order of 500 electrons/sample.

Source record↗
NASA NTRS2000

SNW 2000 Proceedings. Oxide Thickness Variation Induced Threshold Voltage Fluctuations in Decanano MOSFETs: a 3D Density Gradient Simulation Study

We use the density gradient (DG) simulation approach to study, in 3D, the effect of local oxide thickness fluctuations on the threshold voltage of decanano MOSFETs in a statistical manner. A description of the reconstruction procedure for the random 2D surfaces representing the 'atomistic' Si-SiO2 interface variations is presented. The procedure is based on power spectrum synthesis in the Fourier domain and can include either Gaussian or exponential spectra. The simulations show that threshold voltage variations induced by oxide thickness fluctuation become significant when the gate length of the devices become comparable to the correlation length of the fluctuations. The extent of quantum corrections in the simulations with respect to the classical case and the dependence of threshold variations on the oxide thickness are examined.

Asenov, Asen↗
NASA NTRS1990

Voltage-Boosting Driver For Switching Regulator

Driver circuit assures availability of 10- to 15-V gate-to-source voltage needed to turn on n-channel metal oxide/semiconductor field-effect transistor (MOSFET) acting as switch in switching voltage regulator. Includes voltage-boosting circuit efficiently providing gate voltage 10 to 15 V above supply voltage. Contains no exotic parts and does not require additional power supply. Consists of NAND gate and dual voltage booster operating in conjunction with pulse-width modulator part of regulator.

Trump, Ronald C.↗
NASA NTRS2012

Physics Based Modeling and Prognostics of Electrolytic Capacitors

This paper proposes first principles based modeling and prognostics approach for electrolytic capacitors. Electrolytic capacitors have become critical components in electronics systems in aeronautics and other domains. Degradations and faults in DC-DC converter unit propagates to the GPS and navigation subsystems and affects the overall solution. Capacitors and MOSFETs are the two major components, which cause degradations and failures in DC-DC converters. This type of capacitors are known for its low reliability and frequent breakdown on critical systems like power supplies of avionics equipment and electrical drivers of electromechanical actuators of control surfaces. Some of the more prevalent fault effects, such as a ripple voltage surge at the power supply output can cause glitches in the GPS position and velocity output, and this, in turn, if not corrected will propagate and distort the navigation solution. In this work, we study the effects of accelerated aging due to thermal stress on different sets of capacitors under different conditions. Our focus is on deriving first principles degradation models for thermal stress conditions. Data collected from simultaneous experiments are used to validate the desired models. Our overall goal is to derive accurate models of capacitor degradation, and use them to predict performance changes in DC-DC converters.

Kulkarni, Chetan↗