Search NASA⌕ Search

SEARCH · Search NASA

Results for “Synchronization”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 271 records · Page 15

Measuring moment-to-moment pilot workload using synchronous presentations of secondary tasks in a motion-base trainer

A simulation was conducted to determine whether the sensitivity of secondary task measures of pilot workload could be improved by synchronizing their presentation to the occurrence of specific events or pilot actions. This synchronous method of presentation was compared to the more typical asynchronous method, where secondary task presentations are independent of pilot's flight-related activities. Twelve pilots flew low- and high-difficulty scenarios in a motion-base trainer with and without concurrent secondary tasks (e.g., choice reaction time and time production). The difficulty of each scenario was manipulated by the addition of 21 flight-related tasks superimposed on a standard approach and landing sequence. The insertion of the secondary tasks did not affect primary flight performance. However, secondary task performance did reflect workload differences between scenarios and among flight segments within scenarios, replicating the results of an earlier study in which the secondary tasks were presented asynchronously (Bortolussi et al., 1986).

Bortolussi, Michael R.↗

Synchronous Half-Wave Rectifier

Synchronous rectifying circuit behaves like diode having unusually low voltage drop during forward-voltage half cycles. Circuit particularly useful in power supplies with potentials of 5 Vdc or less, where normal forward-voltage drops in ordinary diodes unacceptably large. Fabricated as monolithic assembly or as hybrid. Synchronous half-wave rectifier includes active circuits to attain low forward voltage drop and high rectification efficiency.

Rippel, Wally E.↗

Synchronizing Photography For High-Speed-Engine Research

Light flashes when shaft reaches predetermined angle. Synchronization system facilitates visualization of flow in high-speed internal-combustion engines. Designed for cinematography and holographic interferometry, system synchronizes camera and light source with predetermined rotational angle of engine shaft. 10-bit resolution of absolute optical shaft encoder adapted, and 2 to tenth power combinations of 10-bit binary data computed to corresponding angle values. Pre-computed angle values programmed into EPROM's (erasable programmable read-only memories) to use as angle lookup table. Resolves shaft angle to within 0.35 degree at rotational speeds up to 73,240 revolutions per minute.

Chun, K. S.↗

Node synchronization of viterbi decoders using state metrics

The concept of node synchronization using state metrics is investigated. The branch metrics are integrated over a fixed time interval and the results are compared to the detection threshold. If the threshold is exceeded, the out-of-sync hypothesis is accepted; otherwise, the in-sync hypothesis is accepted. It is shown that the detection threshold can be chosen independent of any particular convolutional code with fixed code rate and constant length if the code has reasonably good bit error rate performance. Three node synchronization schemes are compared: (1) a scheme using the syndrome; (2) a scheme using the frame-sync patterns; and (3) a scheme using the state metrics. At very low signal to noise ratios (SNR), scheme 2 can be faster than scheme 1. For Voyager's rate 1/2 and constraint length 7 convolutional code, this happens for SNRs of less than 0.7 dB. This result is obtained by assuming that the code frame-sync pattern has good aperiodic autocorrelation properties. For a fixed false alarm probability, the sequential detection scheme based on the syndrome is faster than scheme 3 with fixed integration time. A sequential detection technique is needed to improve the speed of scheme 3.

Cheng, U.↗

Analysis of FDDI synchronous traffic delays

The Fiber Distributed Data Interface (FDDI) high-speed token-ring protocol provides support for two classes of service: synchronous, to support applications which require deterministic access to the channel, and asynchronous, to support applications which do not have such stringent response-time requirements. The purpose of this paper is to determine how to set ring parameters to support synchronous traffic most efficiently. Both theoretical results and results obtained from a simulation study are presented.

Johnson, Marjory J.↗

Formal verification of a fault tolerant clock synchronization algorithm

A formal specification and mechanically assisted verification of the interactive convergence clock synchronization algorithm of Lamport and Melliar-Smith is described. Several technical flaws in the analysis given by Lamport and Melliar-Smith were discovered, even though their presentation is unusally precise and detailed. It seems that these flaws were not detected by informal peer scrutiny. The flaws are discussed and a revised presentation of the analysis is given that not only corrects the flaws but is also more precise and easier to follow. Some of the corrections to the flaws require slight modifications to the original assumptions underlying the algorithm and to the constraints on its parameters, and thus change the external specifications of the algorithm. The formal analysis of the interactive convergence clock synchronization algorithm was performed using the Enhanced Hierarchical Development Methodology (EHDM) formal specification and verification environment. This application of EHDM provides a demonstration of some of the capabilities of the system.

Rushby, John↗

A synchronized computational architecture for generalized bilateral control of robot arms

This paper describes a computational architecture for an interconnected high speed distributed computing system for generalized bilateral control of robot arms. The key method of the architecture is the use of fully synchronized, interrupt driven software. Since an objective of the development is to utilize the processing resources efficiently, the synchronization is done in the hardware level to reduce system software overhead. The architecture also achieves a balaced load on the communication channel. The paper also describes some architectural relations to trading or sharing manual and automatic control.

Bejczy, Antal K.↗

Synchronous critical speed tracking in hydrostatic bearing supported rotors

Hydrostatic bearings used in advanced turbopump designs use the pumped propellant as the working fluid and supply the propellant to the bearing from pump discharge. The resulting rotordynamic coefficients are highly speed-dependent and in some instances can cause system natural frequencies to coincide with spin speed over a wide speed range. This paper discusses this 'synchronous tracking' phenomenon. The factors affecting it are defined, and specific examples are presented. Methods which identify synchronous tracking issues early in the design process are reported, and techniques for eliminating this undesirable characteristic are addressed.

Henderson, Thomas W.↗

Carrying Synchronous Voice Data On Asynchronous Networks

Buffers restore synchronism for internal use and permit asynchronism in external transmission. Proposed asynchronous local-area digital communication network (LAN) carries synchronous voice, data, or video signals, or non-real-time asynchronous data signals. Network uses double buffering scheme that reestablishes phase and frequency references at each node in network. Concept demonstrated in token-ring network operating at 80 Mb/s, pending development of equipment operating at planned data rate of 200 Mb/s. Technique generic and used with any LAN as long as protocol offers deterministic (or bonded) access delays and sufficient capacity.

Bergman, Larry A.↗

Frame synchronization methods based on channel symbol measurements

The current DSN frame synchronization procedure is based on monitoring the decoded bit stream for the appearance of a sync marker sequence that is transmitted once every data frame. The possibility of obtaining frame synchronization by processing the raw received channel symbols rather than the decoded bits is explored. Performance results are derived for three channel symbol sync methods, and these are compared with results for decoded bit sync methods reported elsewhere. It is shown that each class of methods has advantages or disadvantages under different assumptions on the frame length, the global acquisition strategy, and the desired measure of acquisition timeliness. It is shown that the sync statistics based on decoded bits are superior to the statistics based on channel symbols, if the desired operating region utilizes a probability of miss many orders of magnitude higher than the probability of false alarm. This operating point is applicable for very large frame lengths and minimal frame-to-frame verification strategy. On the other hand, the statistics based on channel symbols are superior if the desired operating point has a miss probability only a few orders of magnitude greater than the false alarm probability. This happens for small frames or when frame-to-frame verifications are required.

Dolinar, S.↗

The cost of conservative synchronization in parallel discrete event simulations

The performance of a synchronous conservative parallel discrete-event simulation protocol is analyzed. The class of simulation models considered is oriented around a physical domain and possesses a limited ability to predict future behavior. A stochastic model is used to show that as the volume of simulation activity in the model increases relative to a fixed architecture, the complexity of the average per-event overhead due to synchronization, event list manipulation, lookahead calculations, and processor idle time approach the complexity of the average per-event overhead of a serial simulation. The method is therefore within a constant factor of optimal. The analysis demonstrates that on large problems--those for which parallel processing is ideally suited--there is often enough parallel workload so that processors are not usually idle. The viability of the method is also demonstrated empirically, showing how good performance is achieved on large problems using a thirty-two node Intel iPSC/2 distributed memory multiprocessor.

Nicol, David M.↗

Hardware-assisted software clock synchronization for homogeneous distributed systems

A clock synchronization scheme that strikes a balance between hardware and software solutions is proposed. The proposed is a software algorithm that uses minimal additional hardware to achieve reasonably tight synchronization. Unlike other software solutions, the guaranteed worst-case skews can be made insensitive to the maximum variation of message transit delay in the system. The scheme is particularly suitable for large partially connected distributed systems with topologies that support simple point-to-point broadcast algorithms. Examples of such topologies include the hypercube and the mesh interconnection structures.

Ramanathan, P.↗

Improved Notch Filter For Synchronous-Response Control

Tracking differential-notch filter (TDNF) developed to retain good synchronous-response performance of notch filter, but with vastly improved stability properties. Measurement error perfectly filtered from feedback signal used to drive compensator. Provides good stability of simple lead/lag compensator combined with good synchronous-response performance gained by addition of notch filter.

Johnson, Bruce G.↗

Digitized synchronous demodulator

A digitized synchronous demodulator is constructed entirely of digital components including timing logic, an accumulator, and means to digitally filter the digital output signal. Indirectly, it accepts, at its input, periodic analog signals which are converted to digital signals by traditional analog-to-digital conversion techniques. Broadly, the input digital signals are summed to one of two registers within an accumulator, based on the phase of the input signal and medicated by timing logic. At the end of a predetermined number of cycles of the inputted periodic signals, the contents of the register that accumulated samples from the negative half cycle is subtracted from the accumulated samples from the positive half cycle. The resulting difference is an accurate measurement of the narrow band amplitude of the periodic input signal during the measurement period. This measurement will not include error sources encountered in prior art synchronous demodulators using analog techniques such as offsets, charge injection errors, temperature drift, switching transients, settling time, analog to digital converter missing code, and linearity errors.

Woodhouse, Christopher E.↗

Synchronously deployable double fold beam and planar truss structure

A deployable structure that synchronously deploys in both length and width is disclosed which is suitable for use as a structural component for orbiting space stations or large satellites. The structure is designed with maximum packing efficiency so that large structures may be collapsed and transported in the cargo bay of the Space Shuttle. The synchronous deployment feature allows the structure to be easily deployed in space by two astronauts, without a complex deployment mechanism. The structure is made up of interconnected structural units, each generally in the shape of a parallelepiped. The structural units are constructed of structural members connected with hinged and fixed connections at connection nodes in each corner of the parallelepiped. Diagonal members along each face of the parallelepiped provide structural rigidity and are equipped with mid-length, self-locking hinges to allow the structure to collapse. The structure is designed so that all hinged connections may be made with simple clevis-type hinges requiring only a single degree of freedom, and each hinge pin is located along the centerline of its structural member for increased strength and stiffness.

Rhodes, Marvin D.↗

Improved Analog Synchronous Demodulator

Improved analog synchronous demodulator uses input filtering, differential amplification, and synchronized switching in such way output ripple suppressed without need for output filter, and output responds rapidly (within clock cycle) to change in level of demodulated signal.

Sutton, John F.↗

An application for multi-person task synchronization

Computer applications are studied that will enable a group of people to synchronize their actions when following a predefined task sequence. It is assumed that the people involved only have computer workstations available to them for communication. Hence, the approach is to study how the computer can be used to help a group remain synchronized. A series of applications were designed and developed that can be used as vehicles for experimentation. An example of how this technique can be used for a remote coaching capability is explained in a report describing an experiment that simulated a Life Sciences experiment on-board Space Station Freedom, with a ground based principal investigator providing the expertise by coaching the on-orbit mission specialist.

Brown, Robert L.↗

Synchronization of autonomous objects in discrete event simulation

Autonomous objects in event-driven discrete event simulation offer the potential to combine the freedom of unrestricted movement and positional accuracy through Euclidean space of time-driven models with the computational efficiency of event-driven simulation. The principal challenge to autonomous object implementation is object synchronization. The concept of a spatial blackboard is offered as a potential methodology for synchronization. The issues facing implementation of a spatial blackboard are outlined and discussed.

Rogers, Ralph V.↗