Search NASA⌕ Search

SEARCH · Search NASA

Results for “digital signal processing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 343 records · Page 19

Optical Relay for Future NASA Geosynchronous Orbiting Satellite for High Data Rate Links to NASA User Missions

NASA is exploring options for its Next Generation Relay (NGR) architecture while the current Tracking Data Relay Satellite System (TDRSS) completes its mission. The plan is to start implementation of the NGR beginning around 2025. The new system of proposed relay satellites will greatly increase the data rates between low Earth orbiting (LEO) satellite missions and the NASA TDRSS relay satellites. This increase in data rates will allow an unprecedented increase in data throughput from the LEO satellite missions back to the principal investigators (PI). This can be accomplished at Ka-band frequencies with high order modulation or at optical frequencies using Differential Phase Shift Keying (DPSK). The first satellite in the next set of relay satellites will have to be backward compatible with current technology to support ongoing and planned missions. The new set of satellites will be launched over a 10-year period with design lifetimes of at least 15 years. To meet these requirements, we analyzed various architectures and designed both the communication payloads on the relay satellite and candidate payloads on the user spacecraft by utilizing optical heads already designed. From this analysis, a demonstration optical satellite named “the Next Generation Optical Relay Pathfinder” with Ka-band capabilities was proposed to be built and launched with the purpose of evaluating an integrated high-speed optical and Ka-band communication system. Given a cost limit for the demonstration satellite, various satellite configurations were developed by varying the number of optical communication payloads. The communication payload on the relay satellite consisted of three major sub-systems: 1) Optical communication payload, 2) Ka-band communication payload, 3) Digital processing and routing of signals. The size, mass (weight), and power (SWaP) of the communication payload and other sub-systems of the satellite were obtained. The NASA Glenn Research Center COMPASS team designed the Pathfinder satellite and performed a cost analysis for its build and launch. In this paper, we first describe the needs, drivers, and the associated challenges for the Next Generation Optical Relay Pathfinder to be capable of connecting multiple LEO and GEO satellites at high data rates. Second, we detail the concept of operations (ConOps) and the system architecture, including the satellite configurations considered, their attributes and limitations, and the size of the satellite needed for each configuration. Third, we provide a summary of the Next Generation Optical Relay Pathfinder satellite design trades and its key elements. Finally, we present the path needed for implementation and operations.

Warner, Joseph H. D.↗

Detector Channel Combining Results from a High Photon Efficiency Optical Communications Link Test Bed

The National Aeronautics and Space Administration (NASA) Glenn Research Center (GRC) is developing a low cost, scalable, photon-counting receiver prototype for space-to-ground optical communications links. The receiver is being tested in a test bed that emulates photon-starved space-to-ground optical communication links. The receiver uses an array of single-pixel fiber-coupled superconducting nanowire single-photon detectors. The receiver is designed to receive the high photon efficiency serially concatenated pulse position modulation (SCPPM) waveform specified in the Consultative Committee for Space Data Systems (CCSDS) Optical Communications Coding and Synchronization Blue Book Standard. The optical receiver consists of an array of single-pixel superconducting nanowire detectors, analog phase shifters for channel alignment, digitizers for each detector channel, and digital processing of the received signal. An overview of the test bed and arrayed receiver system is given. Simulation and system characterization results are presented. The data rate increase of using a four-channel arrayed detector system over using one single pixel nanowire detector is characterized. Results indicate that a single-pixel detector is capable of receiving data at a rate of 40 Mbps and a four-channel arrayed detector system is capable of receiving data at a rate of 130 Mbps.

Downey, Jennifer N.↗

Detector Channel Combining Results from a High Photon Efficiency Optical Communications Link Test Bed

The National Aeronautics and Space Administration (NASA) Glenn Research Center (GRC) is developing a low cost, scalable, photon counting receiver prototype for space-to-ground optical communications links. The receiver is being tested in a test bed that emulates photon-starved space-to-ground optical communication links. The receiver uses an array of single-pixel fiber-coupled superconducting nanowire single-photon detectors. The receiver is designed to receive the high photon efficiency serially concatenated pulse position modulation (SCPPM) waveform specified in the Consultative Committee for Space Data Systems (CCSDS) Optical Communications Coding and Synchronization Blue Book Standard. The optical receiver consists of an array of single-pixel superconducting nanowire detectors, analog phase shifters for channel alignment, digitizers for each detector channel, and digital processing of the received signal. An overview of the test bed and arrayed receiver system is given. Simulation and system characterization results are presented. The data rate increase of using a four-channel arrayed detector system over using one single pixel nanowire detector is characterized. Results indicate that a single-pixel detector is capable of receiving data at a rate of 40 Mbps and a four-channel arrayed detector system is capable of receiving data at a rate of 130 Mbps.

Downey, Jennifer N.↗

Achieving Exact and Constant Turnaround Ratio in a DDS-Based Coherent Transponder

A report describes a non-standard direct digital synthesizer (DDS) implementation that can be used as part of a coherent transponder so as to allow any rational turnaround ratio to be exactly achieved and maintained while the received frequency varies. (A coherent transponder is a receiver-transmitter in which the transmitted carrier is locked to a pre-determined multiple of the received carrier's frequency and phase. That multiple is called the turnaround ratio.) The report also describes a general model for coherent transponders that are partly digital. A partially digital transponder is one in which analog signal processing is used to convert the signals between high frequencies at which they are radiated and relatively low frequencies at which they are converted to or from digital form, with most of the complex processing performed digitally. There is a variety of possible architectures for such a transponder, and different ones can be selected by choosing different parameter values in the general model. Such a transponder uses a DDS to create a low-frequency quasi-sinusoidal signal that tracks the received carrier s phase, and another DDS to generate an IF or near-baseband version of the transmitted carrier. With conventional DDS implementations, a given turnaround ratio can be achieved only approximately, and the error varies slightly as the received frequency changes. The non-conventional implementation employed here allows any rational turnaround ratio to be exactly maintained.

D'Addario, Larry R.↗

Range Measurement as Practiced in the Deep Space Network

Range measurements are used to improve the trajectory models of spacecraft tracked by the Deep Space Network. The unique challenge of deep-space ranging is that the two-way delay is long, typically many minutes, and the signal-to-noise ratio is small. Accurate measurements are made under these circumstances by means of long correlations that incorporate Doppler rate-aiding. This processing is done with commercial digital signal processors, providing a flexibility in signal design that can accommodate both the traditional sequential ranging signal and pseudonoise range codes. Accurate range determination requires the calibration of the delay within the tracking station. Measurements with a standard deviation of 1 m have been made.

range measurement↗

Broad-Bandwidth FPGA-Based Digital Polyphase Spectrometer

With present concern for ecological sustainability ever increasing, it is desirable to model the composition of Earth s upper atmosphere accurately with regards to certain helpful and harmful chemicals, such as greenhouse gases and ozone. The microwave limb sounder (MLS) is an instrument designed to map the global day-to-day concentrations of key atmospheric constituents continuously. One important component in MLS is the spectrometer, which processes the raw data provided by the receivers into frequency-domain information that cannot only be transmitted more efficiently, but also processed directly once received. The present-generation spectrometer is fully analog. The goal is to include a fully digital spectrometer in the next-generation sensor. In a digital spectrometer, incoming analog data must be converted into a digital format, processed through a Fourier transform, and finally accumulated to reduce the impact of input noise. While the final design will be placed on an application specific integrated circuit (ASIC), the building of these chips is prohibitively expensive. To that end, this design was constructed on a field-programmable gate array (FPGA). A family of state-of-the-art digital Fourier transform spectrometers has been developed, with a combination of high bandwidth and fine resolution. Analog signals consisting of radiation emitted by constituents in planetary atmospheres or galactic sources are downconverted and subsequently digitized by a pair of interleaved analog-to-digital converters (ADCs). This 6-Gsps (gigasample per second) digital representation of the analog signal is then processed through an FPGA-based streaming fast Fourier transform (FFT). Digital spectrometers have many advantages over previously used analog spectrometers, especially in terms of accuracy and resolution, both of which are particularly important for the type of scientific questions to be addressed with next-generation radiometers.

Jamot, Robert F.↗

Cognitive information processing

Cognitive information processing studies of digital and PCM picture and signal transmission systems, and methods for tactile display reading and magnetic tape to Braille conversion

DIGITAL TRANSDUCER↗

Testbed for development of a DSP-based signal processing subsystem for an Earth-orbiting radar scatterometer

A testbed for evaluation of general-purpose digital signal processors in earth-orbiting radar scatterometers is discussed. Because general purpose DSP represents a departure from previous radar signal processing techniques used on scatterometers, there was a need to demonstrate key elements of the system to verify feasibility for potential future scatterometer instruments. Construction of the testbed also facilitated identification of an appropriate software development environment and the skills mix necessary to perform the work.

digitial signal processing↗

Navigation Doppler Lidar Signal Processing Architecture and Algorithms

A coherent Doppler lidar has been developed to address the need for a high-performance, compact, and cost-effective velocity and altitude sensor onboard landing vehicles. One of the core subsystems within NDL is its signal processing architecture. The primary function of this subsystem is to digitize the analog output of the homodyned signal received from the photo-diode associated with each telescope, process this signal in the frequency domain, and then turn this information into velocity and range measurements. A secondary function of this subsystem is to setup and control the internal components within NDL and to enable the instrument to interface with external systems by receiving commands, sending telemetry, and synchronizing its measurements with external clocks and pulses. This paper will give an overview of the signal processing architecture within NDL. This will include a discussion on its fundamental processing components and the core signal processing algorithms. Command, telemetry and internal component controls will also be discussed as will how the signal processing architecture has also evolved over the years of development. We will discuss provisions for robust operation including Triple-Mode Redundancy (TMR) within NDL’s Field Programmable Gate Array (FPGA) and storage elements, a fault-tolerant boot process, and Error Detection and Correction (EDAC) on the Static Random-Access Memories (SRAMs). Finally, we conclude this paper with how this architecture could continue to evolve.

Doppler Lidar↗

Smart Pixels: In-pixel AI for on-sensor data filtering

We present a smart pixel prototype readout integrated circuit (ROIC) designed in CMOS 28 nm bulk process, with in-pixel implementation of an artificial intelligence (AI) / machine learning (ML) based data filtering algorithm designed as proof-of-principle for a Phase III upgrade at the Large Hadron Collider (LHC) pixel detector. The first version of the ROIC consists of two matrices of 256 smart pixels, each 25$\times$25 µm\textsuperscript{2} in size. Each pixel consists of a charge-sensitive preamplifier with leakage current compensation and three auto-zero comparators for a 2-bit flash-type ADC. The frontend is capable of synchronously digitizing the sensor charge within 25 ns. Measurement results show an equivalent noise charge (ENC) of $\sim$30e\textsuperscript{-} and a total dispersion of $\sim$100e\textsuperscript{-} The second version of the ROIC uses a fully connected two-layer neural network (NN) to process information from a cluster of 256 pixels to determine if the pattern corresponds to highly desirable high-momentum particle tracks for selection and readout. The digital NN is embedded in-between analog signal processing regions of the 256 pixels without increasing the pixel size and is implemented as fully combinatorial digital logic to minimize power consumption and eliminate clock distribution, and is active only in the presence of an input signal. The total power consumption of the neural network is $\sim$ 300 $\mu$W. The NN performs momentum classification based on the generated cluster patterns and even with a modest momentum threshold, it is capable of 54.4\% – 75.4\% total data rejection, opening the possibility of using the pixel information at 40MHz for the trigger. The total power consumption of analog and digital functions per pixel is $\sim$ 6 $\mu$W per pixel, which corresponds to $\sim$ 1 W/cm\textsuperscript{2} staying within the experimental constraints.

Parpillon, Benjamin↗

Smart Pixels: In-pixel AI for on-sensor data filtering

We present a smart pixel prototype readout integrated circuit (ROIC) designed in CMOS 28 nm bulk process, with in-pixel implementation of an artificial intelligence (AI) / machine learning (ML) based data filtering algorithm designed as proof-of-principle for a Phase III upgrade at the Large Hadron Collider (LHC) pixel detector. The first version of the ROIC consists of two matrices of 256 smart pixels, each 25$\times$25 $\mu$m$^2$ in size. Each pixel consists of a charge-sensitive preamplifier with leakage current compensation and three auto-zero comparators for a 2-bit flash-type ADC. The frontend is capable of synchronously digitizing the sensor charge within 25 ns. Measurement results show an equivalent noise charge (ENC) of $\sim$30e$^-$ and a total dispersion of $\sim$100e$^-$ The second version of the ROIC uses a fully connected two-layer neural network (NN) to process information from a cluster of 256 pixels to determine if the pattern corresponds to highly desirable high-momentum particle tracks for selection and readout. The digital NN is embedded in-between analog signal processing regions of the 256 pixels without increasing the pixel size and is implemented as fully combinatorial digital logic to minimize power consumption and eliminate clock distribution, and is active only in the presence of an input signal. The total power consumption of the neural network is $\sim$ 300 $\mu$W. The NN performs momentum classification based on the generated cluster patterns and even with a modest momentum threshold, it is capable of 54.4% - 75.4% total data rejection, opening the possibility of using the pixel information at 40MHz for the trigger. The total power consumption of analog and digital functions per pixel is $\sim$ 6 $\mu$W per pixel, which corresponds to $\sim$ 1 W/cm$^2$ staying within the experimental constraints.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Signal propagation in reversible digital mechanics

Digital mechanics explores information processing through binary, mechanical circuits. This work demonstrates a flexural, mechanical integrated circuit (m-IC) that achieves reversible, non-reciprocal signal propagation through integrated AND logic and memory. Our approach exploits sequential bistable transitions with symmetric energy wells, tunable stiffness, impedance matching, and AND gate non-linearity, to enable signal propagation, repeatability, and reversibility. We present a generalized model of logic kinematics and energetics, validated experimentally, to study energy flows, quantify energetic limits, and identify operating regimes for reversible logic. Macro-scale experiments confirm propagation dynamics, and new fabrication methods extend the architecture to micro-scale devices. By achieving controlled, reversible signal transmission across interconnected logic and memory, this work establishes a scalable platform for robust mechanical computing and adaptive sensing.

Johnson, Hilary A. [Lawrence Livermore National La↗

Hybrid Analog/Digital Receiver

Advanced hybrid analog/digital receiver processes intermediate-frequency (IF) signals carrying digital data in form of phase modulation. Uses IF sampling and digital phase-locked loops to track carrier and subcarrier signals and to synchronize data symbols. Consists of three modules: IF assembly, signal-processing assembly, and test-signal assembly. Intended for use in Deep Space Network, but presumably basic design modified for such terrestrial uses as communications or laboratory instrumentation where signals weak and/or noise strong.

Brown, D. H.↗

Synchronized Docking System

A synchronized target subsystem for use in an automated docking system for docking a chase vehicle with a target vehicle wherein the chase vehicle is provided with a video camera for feeding digitized frames to an image processing unit which feeds signals to a control circuit. The control circuit turns on the video camera to digitize a background frame which will include the target vehicle. After the camera grabs the background frame the control circuit turns on a light, which is carried by carried on the chase vehicle and aimed at the target vehicle, and signals the video camera to digitize a foreground frame. A light sensing circuit on the target vehicle receives the light from the chase vehicle and connects a power supply to lights on the target vehicle such that when the foreground frame is digitized the Lights on the target vehicle will show in the foreground frame. Die image processing unit subtracts the background frame from the foreground frame and provides a docking signal.

Richard T Howard↗

ICESat 2/ATLAS Onboard Flight Science Receiver Algorithms: Purpose, Process, and Performance

The Advanced Topographic Laser Altimetry System (ATLAS) is the sole instrument on the Ice, Cloud, and land Elevation Satellite 2 (ICESat-2). Without some method of reducing the transmitted data, the volume of ATLAS telemetry would far exceed the normal X-band downlink capability or require many more ground station contacts. The ATLAS Onboard Flight Science Receiver Algorithms (hereinafter Receiver Algorithms or Algorithms) control the amount of science data that is telemetered from the instrument, limiting the data volume by distinguishing surface echoes from background noise, and allowing the instrument to telemeter data from only a small vertical region about the signal. This is accomplished through the transfer of the spacecraft's location and attitude to the instrument every second, use of an onboard Digital Elevation Model, implementation of signal processing techniques, and use of onboard relief and surface type reference maps. Extensive ground testing verified the performance of the Algorithms. On-orbit analysis shows that the Algorithms are working as expected from the ground testing; they are performing well and meeting the mission requirements.

Algoritms, Signal Processing, Optimization, Flight↗

A Low-Memory Spectral-Correlation Analyzer for Digital QAM-SRRC Waveforms

Cyclostationary signal processing (CSP) provides the ability to estimate received waveforms' statistical features blindly. Quadrature amplitude modulated (QAM) waveforms, when filtered by the square-root-raised cosine (SRRC) pulse shape function, have cyclic features that CSP can exploit to detect waveform parameters such as symbol rate (SR) and center frequency (CF). The estimation of these SR-CF pairs enables a cognitive radio (CR) to perform spectrum sensing techniques such as spectrum sharing and interference mitigation. Here, we investigate a field-programmable gate array (FPGA) application of a blind symbol rate-center frequency estimator. First, this study provides a background on the theory behind the cyclic spectral density function (CSD), spectral correlation analyzers (SCA), and spectrum sensing. Following this is a discussion on the motivation for CubeSat spectrum sensing. An SCA implementation for low-memory devices, such as FPGA-based CubeSat, is then describes. The paper concludes by reporting the performance characteristics of the newly developed streaming-based SCA.

FPGA↗