Search NASA⌕ Search

SEARCH · Search NASA

Results for “FIELD EFFECT TRANSISTORS”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2
All sourcesNASA NTRSDOE OSTI
DOE OSTI2021

Accumulation-Type Ohmic van der Waals Contacts to Nearly Intrinsic WSe 2 Nanosheet-Based Channels: Implications for Field-Effect Transistors

We report the fabrication of ohmic van der Waals (vdW) contacts to nearly intrinsic WSe 2 nanosheet-based channels in field-effect transistors (FETs) using degenerately p-doped MoS2 (p + -MoS2) as a contact metal. We demonstrate that accumulation-type ohmic contacts and the high device performance are achievable without electrostatically gating the drain/source contact regions despite the nearly intrinsic nature of WSe 2 . Back-gated WSe 2 FETs with p + -MoS 2 bottom contacts (which screen the back-gate electric field in the drain/source regions) exhibit linear output characteristics, a high on/off ratio of 10 8 , and a high two-terminal field-effect mobility up to ~200 cm2 V –1 s –1 at room temperature. Our theoretical modeling reveals that the p + -MoS 2 /WSe 2 vdW junction behaves like a metal/semiconductor ohmic contact signified by a vanishingly thin space-charge region of ~1 nm on the p + -MoS 2 side and a substantial accumulation layer of free holes on the WSe 2 side, which is further verified by additional temperature-dependent and dual-gated measurements of WSe 2 FETs. We attribute the formation of accumulation-type ohmic contacts free of a Schottky barrier to the near absence of Fermi-level pinning at the vdW interface and the work function of p + -MoS 2 being larger than the ionization energy of WSe 2 . This study represents an important step toward achieving low-resistance ohmic contacts to two-dimensional (2D) semiconductors by eliminating the Fermi-level pinning effects, which is expected to have significant implications for next-generation 2D semiconductor-based nanoelectronics.

36 MATERIALS SCIENCE↗
DOE OSTI2019

Halide Perovskite High- k Field Effect Transistors with Dynamically Reconfigurable Ambipolarity

Despite the remarkable optoelectronic properties of halide perovskites, achieving reproducible field effect transistor (FET) action in polycrystalline films at room temperature has been challenging and represents a fundamental bottleneck for understanding electronic charge transport in these materials. In this work, we report halide perovskite-based FET operation at room temperature with negligible hysteresis. Extensive measurements and device modeling reveal that incorporating high-k dielectrics enables modulation of the channel conductance. Furthermore, continuous bias cycling or resting allows dynamical reconfiguration of the FETs between p-type behavior and ambipolar FET with balanced electron and hole transport and an ON/OFF ratio up to 104 and negligible degradation in transport characteristics over 100 cycles. Furthermore, these results elucidate the path for achieving gate modulation in perovskite thin films and provide a platform to understand the interplay between the perovskite structure and external stimuli such as photons, fields, and functional substrates, which will lead to novel and emergent properties.

36 MATERIALS SCIENCE↗
DOE OSTI2022

Benzimidazolone-Dioxazine Pigments-Based Conjugated Polymers for Organic Field-Effect Transistor

Molecules based on benzimidazolone-dioxazine are known as blue/violet pigments and have been commercialized for decades. However, unfavorable solubility limits the application of these structures as building blocks of conjugated polymers despite their low band gaps. Herein, a series of donor–acceptor conjugated polymers containing soluble benzimidazolone-dioxazine structures as the acceptors and oligothiophene as donors are synthesized and investigated. With increasing numbers of thiophene rings, the steric hindrance diminishes and high molecular weight polymers can be achieved, leading to an improved performance in organic field effect transistor devices. The hole mobility of polymers with three to six thiophene units is in the order of 10 -1 cm2 V -1 s -1 . Among all the polymers, polymer P3 with three thiophene units between benzimidazolone-dioxazine structures shows the best hole mobility of 0.4 cm2 V -1 s -1 . Grazing-incidence wide-angle X-ray scattering results reveal that the high mobility of organic field-effect transistors (OFETs) can be accredited by matched donor–acceptor packing in the solid thin films.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
DOE OSTI2026

Gate-All-Around Nanowire Field-Effect Transistors: A Historical Perspective

The development of transistor architectures, evolving from 2D planar metal-oxide-semiconductor field-effect transistors (MOSFETs) to FinFETs and then to gate-all-around nanowire (GAANW) FETs, plays a crucial role in downscaling technology nodes in the semiconductor industry. This perspective reviews the concept of MOSFETs and summarizes this historical development with particular emphasis on GAANW transistors due to their importance in next-generation technology for nodes below 3 nm. Specifically, the concept of GAANW transistors and their advantages over planar and FinFET devices for further scaling are presented, along with a discussion of their transition from early conceptual ideas to laboratory demonstrations and, ultimately, industrial adoption. Furthermore, potential solutions, such as complementary FETs (CFETs) and 2D semiconductor-based FETs, and their associated challenges for the future generation, known as the Angstrom Era, are discussed in a technological roadmap. In conclusion, this perspective may inspire both industry and academia in future research directions for realizing the Angstrom Era.

gate-all-around transistors↗
DOE OSTI2019

Evaporated tellurium thin films for p-type field-effect transistors and circuits

There is an emerging need for semiconductors that can be processed at near ambient temperature with high mobility and device performance. Although multiple n-type options have been identified, the development of their p-type counterparts remains limited. In this paper, we report the realization of tellurium thin films through thermal evaporation at cryogenic temperatures for fabrication of high-performance wafer-scale p-type field-effect transistors. We achieve an effective hole mobility of ~35 cm 2 V –1 s –1 , on/off current ratio of ~10 4 and subthreshold swing of 108 mV dec –1 on an 8-nm-thick film. High-performance tellurium p-type field-effect transistors are fabricated on a wide range of substrates including glass and plastic, further demonstrating the broad applicability of this material. Significantly, three-dimensional circuits are demonstrated by integrating multi-layered transistors on a single chip using sequential lithography, deposition and lift-off processes. Finally, various functional logic gates and circuits are demonstrated.

42 ENGINEERING↗
DOE OSTI2021

First demonstration of robust tri-gate β-Ga 2 O 3 nano-membrane field-effect transistors

Nano-membrane tri-gate β-gallium oxide (β-Ga 2 O 3 ) field-effect transistors (FETs) on SiO 2 /Si substrate fabricated via exfoliation have been demonstrated for the first time. By employing electron beam lithography, the minimum-sized features can be defined with the footprint channel width of 50 nm. For high-quality interface between β-Ga 2 O 3 and gate dielectric, atomic layer-deposited 15 nm thick aluminum oxide (Al 2 O 3 ) was utilized with tri-methyl-aluminum (TMA) self-cleaning surface treatment. The fabricated devices demonstrate extremely low subthreshold slope (SS) of 61 mV dec –1 , high drain current (I DS ) ON/OFF ratio of 1.5 × 10 9 , and negligible transfer characteristic hysteresis. Furthermore, we also experimentally demonstrated robustness of these devices with current–voltage (I–V) characteristics measured at temperatures up to 400 °C.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2025

Reversible parts-per-trillion-level detection of perfluorooctane sulfonic acid in tap water using field-effect transistor sensors

Widespread, persistent and toxic per- and polyfluoroalkyl substances (PFAS) pose a major threat to water systems and human health. Current detection methods are relatively expensive, slow and complex, underscoring the need for more accessible alternatives to meet increasingly stringent PFAS regulations. Here, in this study, we present an ultrasensitive sensing platform for perfluorooctane sulfonic acid detection in tap water with a reporting limit ( ~ 250 parts per quadrillion) lower than the US Environmental Protection Agency’s regulatory standard (4 parts per trillion), using a remote gate field-effect transistor featuring β-cyclodextrin (β-CD)-modified reduced graphene oxide as the sensing membrane. The sensor exhibits excellent selectivity against common inorganic ions, natural organic matter and select organic pollutants in tap water. The reversible and rapid response ( < 2 min) indicates the potential of remote gate field-effect transistor for continuous in-line monitoring. Mechanistic studies using quartz crystal microbalance and molecular dynamics simulations reveal key roles of analyte adsorption and charge properties in sensing performance and offer insights for designing more selective PFAS capture probes.

Wang, Yuqin [University of Chicago, IL (United Sta↗
DOE OSTI2023

Growth of Nanometer-Thick γ-InSe on Si(111) 7 × 7 by Molecular Beam Epitaxy for Field-Effect Transistors and Optoelectronic Devices

γ-InSe is a semiconductor that holds promising potential in high-performance field-effect transistors and optoelectronic devices. Large-scale, single-phase γ-InSe deposition has proven challenging because of the difficulty in precise control of stoichiometry and the coexistence of different indium selenide phases. In this study, we demonstrate the wafer-scale combinatorial approach to map out the growth window as functions of the Se/In ratio and growth temperature for γ-InSe on the Si(111) 7 × 7 substrate in molecular beam epitaxy. X-ray diffraction (XRD) was used to identify the indium selenide phases, while atomic force microscopy revealed four distinct surface morphologies of γ-InSe, enabling a discussion of the growth mechanisms associated with each morphology. Cross-sectional atomic resolution scanning transmission electron microscopy confirmed that the film was of high crystalline quality and had nearly single-phase γ-InSe. In conclusion, our comprehensive study elucidates the In–Se phase map for thin film growth parameters, providing invaluable landmarks for the reproducible synthesis of high-quality γ-InSe layers.

36 MATERIALS SCIENCE↗
DOE OSTI2023

Insulator-to-metal phase transition in a few-layered MoSe 2 field effect transistor

The metal-to-insulator phase transition (MIT) in low-dimensional materials and particularly two-dimensional layered semiconductors is exciting to explore due to the fact that it challenges the prediction that a two-dimensional system must be insulating at low temperatures. Thus, the exploration of MITs in 2D layered semiconductors expands the understanding of the underlying physics. Here we report the MIT of a few-layered MoSe 2 field effect transistor under a gate bias (electric field) applied perpendicular to the MoSe 2 layers. With low applied gate voltage, the conductivity as a function of temperature from 150 K to 4 K shows typical semiconducting to insulating character. Above a critical applied gate voltage, V c , the conductivity becomes metallic (i.e., the conductivity increases continuously as a function of decreasing temperature). Evidence of a metallic state was observed using an applied gate voltage or, equivalently, increasing the density of charge carriers within the 2D channel. We analyzed the nature of the phase transition using percolation theory, where conductivity scales with the density of charge carriers as σ ∝ (n - n c ) δ . The critical exponent for a percolative phase transition, δ(T), has values ranging from 1.34 (at T = 150 K) to 2 (T = 20 K), which is close to the theoretical value of 1.33 for percolation to occur. Thus we conclude that the MIT in few-layered MoSe 2 is driven by charge carrier percolation. Finally, the conductivity does not scale with temperature, which is a hallmark of a quantum critical phase transition.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2021

Effects of polymer grain boundary passivation on organic–inorganic hybrid perovskite field-effect transistors

Despite successful applications of solution-processed organic–inorganic hybrid perovskites (OIHPs) such as archetypical methylammonium lead iodide (MAPI) in high-performance optoelectronic devices including solar cells and light emitting diodes, their application in field-effect transistors (FETs) remains relatively limited due to the unresolved issues caused by ion migration in OIHPs, such as screening of gate electric fields, lowered device on-off ratios and field-effect mobility, and large hysteresis in the FET transfer characteristics. Here, we report improved performances of the MAPI-based FET via a polymer-additive-based grain boundary (GB) passivation approach that suppresses the ion migration. Polycaprolactone (PCL) was incorporated into the MAPI FET as a GB-passivation additive as confirmed by scanning electron and atomic force microscopies. Unlike the typical n-type behavior and large transfer hysteresis in the starting, pristine MAPI FETs, the GB passivation by PCL led to a drastically reduced hysteresis in FET transfer characteristics, while hinting at an ambipolar transport and slight improvement in mobility, indicating a reduced ion migration in the PCL-incorporated MAPI FET. The effect of PCL GB passivation in suppressing ion migration was directly confirmed by the measured, increased activation energy for ion migration in the PCL-incorporated MAPI. Here, the results not only represent the first report of the polymer-additive-based mitigation of the ion migration in the MAPI FET but also suggest potential utilities of the approach for enabling high-performance OIHP FETs and electronic devices in general.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2024

Ferroelectric capacitors and field-effect transistors as in-memory computing elements for machine learning workloads

Abstract This study discusses the feasibility of Ferroelectric Capacitors (FeCaps) and Ferroelectric Field-Effect Transistors (FeFETs) as In-Memory Computing (IMC) elements to accelerate machine learning (ML) workloads. We conducted an exploration of device fabrication and proposed system-algorithm co-design to boost performance. A novel FeCap device, incorporating an interfacial layer (IL) and$$\text {Hf}_{0.5}\text {Zr}_{0.5}\text {O}_2$$ Hf 0.5 Zr 0.5 O 2 (HZO), ensures a reduction in operating voltage and enhances HZO scaling while being compatible with CMOS circuits. The IL also enriches ferroelectricity and retention properties. When integrated into crossbar arrays, FeCaps and FeFETs demonstrate their effectiveness as IMC components, eliminating sneak paths and enabling selector-less operation, leading to notable improvements in energy efficiency and area utilization. However, it is worth noting that limited capacitance ratios in FeCaps introduced errors in multiply-and-accumulate (MAC) computations. The proposed co-design approach helps in mitigating these errors and achieves high accuracy in classifying the CIFAR-10 dataset, elevating it from a baseline of 10% to 81.7%. FeFETs in crossbars, with a higher on-off ratio, outperform FeCaps, and our proposed charge-based sensing scheme achieved at least an order of magnitude reduction in power consumption, compared to prevalent current-based methods.

Science & Technology - Other Topics↗
DOE OSTI2021

Switching Characteristics of a 1.2 kV, 50 mΩ SiC Monolithic Bidirectional Field Effect Transistor (BiDFET) with Integrated JBS Diodes

—The switching performance of large area (1cm x 1cm) monolithic 1.2 kV 50 mΩ 4H-SiC bidirectional field effect transistor (BiDFET) with integrated JBS diodes is reported for the first time. The devices were fabricated in a 6-inch commercial foundry and then packaged in a custom-designed four-terminal module. The switching performance of the BiDFET has been observed to be 1.4x better than that of its internal JBSFETs. Dynamic characterization was performed at 800 V with different gate resistances, current levels and case temperatures. An increase in switching losses was observed for the BiDFET with increasing gate resistance and current level as observed for SiC power MOSFETs. The BiDFET showed a 9% reduction in total switching loss from 25 °C to 150 °C with a current of 10 A.

Silicon Carbide, Monolithic, Bidirectional, FourQu↗
DOE OSTI2023

Simulation of gallium nitride vertical fin-shaped field effect transistor for use as thermal neutron detector

Through the use of a radiation detection system simulation framework, a gallium nitride vertical fin-shaped field effect transistor (FinFET) was studied for output response when utilized as a thermal neutron detector. The FinFET was assumed to had been backfilled with boron carbide, reactive to thermal neutrons. The GaN FinFET was modeled with radiation transport from MCNP, and the electronic transport from COMSOL Multiphysics. Fabricated FinFET devices (not neutron reactive) were tested to aid in the tuning of the COMSOL FinFET model. Through time-depenent studies, the drain current response pulse to simulated ionization due to single events lead to building of a database of device responses to radiation. By integrating the current pulses over time, the induced charge was calculated. Using the results of the radiation transport PTRAC file in combination with the induced charge database, an integrated charge spectrum was calculated.

Davidson, Bryce L.↗
DOE OSTI2021

Intrinsic synaptic plasticity of ferroelectric field effect transistors for online learning

Nanoelectronic devices emulating neuro-synaptic functionalities through their intrinsic physics at low operating energies is imperative toward the realization of brain-like neuromorphic computers. In this work, we leverage the non-linear voltage dependent partial polarization switching of a ferroelectric field effect transistor to mimic plasticity characteristics of biological synapses. Here, we provide experimental measurements of the synaptic characteristics for a 28nm high-k metal gate technology based device and develop an experimentally calibrated device model for large-scale system performance prediction. Decoupled read-write paths, ultra-low programming energies and the possibility of arranging such devices in a cross-point architecture demonstrate the synaptic efficacy of the device. Our hardware-algorithm co-design analysis reveals that the intrinsic plasticity of the ferroelectric devices has potential to enable unsupervised local learning in edge devices with limited training data

42 ENGINEERING↗
DOE OSTI2025

Prediction of Alpha-Particle-Immune Gate-All-Around Field-Effect Transistors (GAA-FET) Based SRAM Design

Alpha particles are known to be a major source of particles creating soft errors in semiconductor devices, such as content flipping in Static Random-Access Memory (SRAM). Recent advancements in transistor nodes have led to the introduction of Gate-All-Around Field Effect Transistors (GAA-FETs), which have better gate control, thus better electrostatics. Moreover, the introduction of bottom dielectric isolation (BDI) eliminates substrate leakage and thus is expected to enhance its radiation hardness. It is thus important to explore if one can design an SRAM that is completely radiation-hard to alpha particles. In this paper, using 3D Technology Computer-Aided-Design (TCAD) simulations, we show that it is possible to design an SRAM using GAA-FET technology so that it is immune to single alpha particle radiation error. In other words, with the design, there will be no single-event upset (SEU) due to alpha particles. We first use ab initio calculations in PHITS to show that there is a maximum linear energy transfer (LET), LET max , for the alpha particle in Si and Si x Ge 1-x . Based on that, by de signing a sub-7nm GAA-FET-based SRAM with BDI, we show that the SRAM does not flip even if the particle strike is in the worst-case scenario for LET > LET max .

42 ENGINEERING↗
DOE OSTI2021

Molecular Engineering of 2D Nanomaterial Field-Effect Transistor Sensors: Fundamentals and Translation across Innovation Spectrum

We report over the last decade, 2D layered nanomaterials have attracted significant attention across the scientific community due to their rich and exotic properties. Various nanoelectronic devices based on these 2D nanomaterials have been explored and demonstrated, including those for environmental applications. Here, the fundamental attributes of 2D layered nanomaterials for field-effect transistor (FET) sensors and tunneling FET (TFET) sensors, which provide versatile detection of water contaminants such as heavy-metal ions, bacteria, nutrients, and organic pollutants, are discussed. The major challenges and opportunities are also outlined for designing and fabricating 2D nanomaterial FET/TFET sensors with superior performance. Translation of these FET/TFET sensors from fundamental research to applied technology is illustrated through a case study on graphene-based real-time FET water sensors. A second case study centers on large-scale sensor networks for water-quality monitoring to enable intelligent drinking water and river-water systems. Overall, 2D nanomaterial FET sensors have significant potential for enabling a human-centered intelligent water system that can likely be applied to other precarious water supplies around the globe.

2D nanomaterials↗
DOE OSTI2022

Remote Floating-Gate Field-Effect Transistor with 2-Dimensional Reduced Graphene Oxide Sensing Layer for Reliable Detection of SARS-CoV-2 Spike Proteins

Despite intensive research of nanomaterials-based field-effect transistors (FETs) as a rapid diagnostic tool, it remains to be seen for FET sensors to be used for clinical applications due to a lack of stability, reliability, reproducibility, and scalability for mass production. In this work, we propose a remote floating-gate (RFG) FET configuration to eliminate device-to-device variations of two-dimensional reduced graphene oxide (rGO) sensing surfaces and most of the instability at the solution interface. Also, critical mechanistic factors behind the electrochemical instability of rGO such as severe drift and hysteresis were identified through extensive studies on rGO–solution interfaces varied by rGO thickness, coverage, and reduction temperature. rGO surfaces in our RFGFET structure displayed a Nernstian response of 54 mV/pH (from pH 2 to 11) with a 90% yield (9 samples out of total 10), coefficient of variation (CV) < 3%, and a low drift rate of 2%, all of which were calculated from the absolute measurement values. As proof-of-concept, we demonstrated highly reliable, reproducible, and label-free detection of spike proteins of severe acute respiratory syndrome coronavirus 2 (SARS-CoV-2) in a saliva-relevant media with concentrations ranging from 500 fg/mL to 5 μg/mL, with an R 2 value of 0.984 and CV < 3%, and a guaranteed limit of detection at a few pg/mL. Taken together, this new platform may have an immense effect on positioning FET bioelectronics in a clinical setting for detecting SARS-CoV-2.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
DOE OSTI2023

Hybrid stochastic synapses enabled by scaled ferroelectric field-effect transistors

Achieving brain-like density and performance in neuromorphic computers necessitates scaling down the size of nanodevices emulating neuro-synaptic functionalities. However, scaling nanodevices results in reduction of programming resolution and emergence of stochastic non-idealities. While prior work has mainly focused on binary transitions, in this work, we leverage the stochastic switching of a three-state ferroelectric field-effect transistor to implement a long-term and short-term two-tier stochastic synaptic memory with a single device. Experimental measurements are performed on a scaled 28 nm high-k metal gate technology-based device to develop a probabilistic model of the hybrid stochastic synapse. In addition to the advantage of ultra-low programming energies afforded by scaling, our hardware–algorithm co-design analysis reveals the efficacy of the two-tier memory in comparison to binary stochastic synapses in on-chip learning tasks—paving the way for algorithms exploiting multi-state devices with probabilistic transitions beyond deterministic ones.

77 NANOSCIENCE AND NANOTECHNOLOGY↗