Search NASASearch

SEARCH · Search NASA

Results for “PHASE DETECTOR”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2

Temperature stabilized phase detector

The construction, tests, and performance of a temperature stabilized phase detector are discussed. It has a frequency stability of 5 parts in 10 to the 16th power at 100 MHz, with a temperature step of 20 C (15 to 35 C).

Lo, Y.

Phase Detector for Power-Factor Controller

Positive feedback assures reliable switching. Three Phase Power Factor Controller includes three phase detectors, each produces rectangular waves of duration approximately equal to lag time between line voltage and motor current.

Nola, F. J.

Centrifugal Liquid/Gas Separator With Phase Detectors

Centrifugal liquid/gas separator that includes phase (liquid or gas) detectors helps ensure exclusiveness of each phase at its assigned outlet. Acoustic sensors in centrifugal liquid/gas separator measure speeds of sound in nominally pure liquid and nominally pure gas at liquid and gas outlets respectively. When speed of sound is that of pure liquid or gas, valve opens to let liquid or gas flow out.

Schneider, Steven J.

Development of a (Hg, Cd)Te photodiode detector, Phase 2

High speed sensitive (Hg,Cd)Te photodiode detectors operating in the 77 to 90 K temperature range have been developed for the 10.6 micron spectral region. P-N junctions formed by impurity (gold) diffusion in p-type (Hg, Cd) Te have been investigated. It is shown that the bandwidth and quantum efficiency of a diode are a constant for a fixed ratio of mobility/lifetime ratio of minority carriers. The minority carrier mobility and lifetime uniquely determine the bandwidth and quantum efficiency and indicate the shallow n on p (Hg,Cd) Te diodes are preferable as high performance, high frequency devices.

Source record

Phase detector assembly Patent

Detector assembly for discriminating first signal with respect to presence or absence of second signal at time of occurrence of first signal

Anderson, G. D.

Automatic quadrature control and measuring system

Quadrature is separated from amplified signal by use of phase detector, with phase shifter providing appropriate reference. Output of phase detector is further amplified and filtered by dc amplifier. Output of dc amplifier provides signal to neutralize quadrature component of transducer signal.

Hamlet, J. F.

Double reference pulsed phase locked loop

A double reference pulse phase locked loop is described which measures the phase shift between tone burst signals initially derived from the same periodic signal source (voltage controlled oscillator) and delayed by different amounts because of two different paths. A first path is from the transducer to the surface of a sample and back. A second path is from the transducer to the opposite surface and back. A first pulse phase locked loop including a phase detector and a phase shifter forces the tone burst signal delayed by the second path in phase quadrature with the periodic signal source. A second pulse phase locked loop including a second phase detector forces the tone burst signals delayed by the first path into phase quadrature with the phase shifted periodic signal source.

Heyman, J. S.

Continuous Carrier Optical Phase Optometric Measurement over Coherent Optical Communication Link

An apparatus for measuring a distance between a first and second terminal includes a frame counter for determining a number of data frames traversing a distance between the first terminal 105 and the second terminal, a frame bit counter for determining a number of data clock bits offset between a transmitted data frame and a concurrently received data frame, a data clock phase detector for determining a phase difference between an RF data clock for the transmitted data frame and an RF data clock for the concurrently received data frame, and an optical carrier phase detector for determining a phase difference between an optical carrier used to transmit the transmitted data frame and an optical carrier for the concurrently received data frame. The distance between the first and second terminal is determined from a round trip transit time T between the first and second terminals.

Yang, Guangning

Improved PLL For FM Demodulator

Phase-locked loop (PLL) for frequency demodulator contains improved frequency-to-voltage converter producing less ripple than conventional phase detector. In improved PLL, phase detector replaced by state estimator, implemented by ramp/sample-and-hold circuit. Intended to reduce noise in receiver of frequency-modulated (FM) telemetry link without sacrificing bandwidth. Also applicable to processing received FM signals.

Kirkham, Harold

Bit-synchronizer lock detector

Circuit measures phase error that exists in phase-locked loop between clock signal recorded in data on magnetic tape and reconstructed clock signal. Circuit presents error as digital word that can be compared with predetermined threshold to indicate lock status. With simple alterations, circuit can also be used as phase detector.

Huey, D. C.

Digital phase-locked loop

An digital phase-locked loop is provided for deriving a loop output signal from an accumulator output terminal. A phase detecting exclusive OR gate is fed by the loop digital input and output signals. The output of the phase detector is a bi-level digital signal having a duty cycle indicative of the relative phase of the input and output signals. The accumulator is incremented at a first rate in response to a first output level of the phase detector and at a second rate in response to a second output level of the phase detector.

Cliff, R. A.

Towards optimum demodulation of bandwidth-limited and low SNR square-wave subcarrier signals

The optimum phase detector is presented for tracking square-wave subcarriers that have been bandwidth limited to a finite number of harmonics. The phase detector is optimum in the sense that the loop signal-to-noise ratio (SNR) is maximized and, hence, the rms phase tracking error is minimized. The optimum phase detector is easy to implement and achieves substantial improvement. Also presented are the optimum weights to combine the signals demodulated from each of the harmonics. The optimum weighting provides SNR improvement of 0.1 to 0.15 dB when the subcarrier loop SNR is low (15 dB) and the number of harmonics is high (8 to 16).

Feria, Y.

The DUNE Phase II Detectors

The international collaboration designing and constructing the Deep Underground Neutrino Experiment (DUNE) at the Long-Baseline Neutrino Facility (LBNF) has developed a two-phase strategy for the implementation of this leading-edge, large-scale science project. The 2023 report of the US Particle Physics Project Prioritization Panel (P5) reaffirmed this vision and strongly endorsed DUNE Phase I and Phase II, as did the previous European Strategy for Particle Physics. The construction of DUNE Phase I is well underway. DUNE Phase II consists of a third and fourth far detector module, an upgraded near detector complex, and an enhanced > 2 MW beam. The fourth FD module is conceived as a 'Module of Opportunity', aimed at supporting the core DUNE science program while also expanding the physics opportunities with more advanced technologies. The DUNE collaboration is submitting four main contributions to the 2026 Update of the European Strategy for Particle Physics process. This submission to the 'Detector instrumentation' stream focuses on technologies and R&D for the DUNE Phase II detectors. Additional inputs related to the DUNE science program, DUNE software and computing, and European contributions to Fermilab accelerator upgrades and facilities for the DUNE experiment, are also being submitted to other streams.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND

Improved Phase-Lock Detector

Single detection channel is used alternately by in-phase (I) and quadrature (Q) signals, under control of a dither switch. By eliminating errors caused by unbalance of the I and Q channels, this dither-balanced detector reduces false locking. Can be used to improve detection probability and reduce false alarm probability for any loop that must acquire signal with low signal-to-noise ratio.

Bronstein, L. M.