Search NASA⌕ Search

SEARCH · Search NASA

Results for “TechEdSat”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

33 records · Page 2

Providing Small Satellite Communications Using the NOAA GOES Satellite

The results of a LEO to GEO communication system using the NOAA GOES (Geostationary Operational Environmental Satellite) DCS (Data Collection System) are presented. The DCS system was designed to collect climate-related data from remote unmanned stations. Data are uplinked to one of the two operational satellites via an aggregated link to the NASA Wallops Facility. The modified LEO transmitter, one of the 7 transmitters flown on the TechEdSat-8 nano-satellite, is designed to compensate for the Doppler effects to ensure the communication link. Though a slow data rate initially, the system may offer another convenient means of transmitting data from LEO to ground stations any time during an orbit. The experiment will allow for an assessment of this as a future communication system development path - as well as the very interesting extension of the system for a comparable system at Mars for climatic surveys from ground stations (hence, a Mars radio).

Stone, T.↗

DVB-S2 Demonstration Testing for Enhancing Data Rates for CubeSat/SmallSat Missions

The number of National Aeronautics and Space Administration (NASA) CubeSat/SmallSat missions is expected to grow rapidly in the next decade. High data rate is in increasing demanded for science missions, especially for mother/daughter CubeSat constellations. As the number of spacecraft on a ground network grows, loading could be reduced by limiting contact time per day, which is enabled by higher data rates. There is also a need to communicate direct to earth from space from longer distances than low earth orbit (LEO) with CubeSats. These challenges motivate the need for bandwidth and power efficient modulation and coding techniques. Today, DVB-S2 is an industry communications standard for larger satellites. DVB-S2 uses power and bandwidth efficient modulation and coding techniques to deliver performance approaching theoretical limits of RF channels. NASA Near Earth Network (NEN) is conducting demonstration testing at Wallops Flight Facility (WFF) in spring 2019 for CubeSat/SmallSat missions for enhancing data rate performance in NASAs allocated S-band 5 MHz channel. The ultimate goal is to upgrade NEN with DVB-S2 for increasing science data return, and enabling of greater numbers of CubeSats.This paper describes NEN DVB-S2 demonstration testing objectives and performance measurement results. DVB-S2 data rate performance in the NEN S-band 5 MHz channel is presented. Simulation analysis for the expected maximum data rate performance with the DVB-S2 signal family including multiple modulations and codes are presented. Link margin analysis for a typical CubeSat/SmallSat with a 1W/2W power amplifier/patch antenna using DVB-S2 for NEN S-band is discussed. The demonstration testing configurations at NEN Wallops station is described. Results of the demonstration testing are compared with other evolving radios for SmallSats and CubeSats in term of data rate and performance. There are a number of evolving S-band and X-band radios that are compatible with NEN. Some are integrated with commercial CubeSat/SmallSat busses. Some are flying for the first time with NEN in early 2019. The USRP B200mini transceiver S-band radio is one such radio. Results of streamlined compatibility testing with NEN in 2018, performance with the Technology Educational Satellite (TechEdSat-8) in flight in early 2019, potential to add DVB-S2 to the radio, and plans for a CubeSat using the radio for communication from 10 million kilometers from earth are discussed. Another evolving radio is the Syrlinks X-band radio. Results of compatibility testing with NEN in 2018, performance with the Sustained Ocean Color Observations using Nanosatellites (SOCON) in flight in early 2019, and potential for a future SOCON constellation are discussed.

Wong, Yen↗

Nano-ALSEP: Use of Nano-Sat Technology to Advance Lunar Exploration Science/Engineering

During the Apollo program, unique ALSEP (Apollo Lunar Surface Experiments Package) stations were deployed and left on the surface for long term data collection. Powered by a SNAP-27 electrical power source, the packages continued to transmit useful data until September 30, 1977 (the end of the Fiscal year and termination of the budget). The instruments were varied but included an active seismic experiment (ASE), charged particle experiments, magnetometer experiment, micro-meteoroide/bolide detection experiments. Only only one, the Laser Ranging Retro-Reflector (LRRR) was continued to be used to the present day due to the passive nature of the device. After a dearth of data during an absence of 50 years, is it possible to restart similar packages using the advances in nano-sat technologies? An innovation effort is proposed that would first look at a 2U nano-sat package evolving to an eventual radio-isotope powered system that could be either part of a lunar lander or as an independent package. In the first phase, the packages would only survive during the Lunar day. In a second phase, the later radio-isotope options would place the surface packages in a semi-dormant mode during the Lunar night cycle. Communication capability developed in the TechEdSat-n flight series (UHF, S, X and optical bands) would help to independently close the link and potentially explore IoT devices that were powered only in the sunlight. In addition, limited mobility in the form factor of a nano-rover might also greatly extend the utility of such packages while adding evolutionary capability - and finally continue where the Apollo program was forced to leave off.

M Murbach↗

Development of Two High-Energy Bus ‘Cores’ for Rapid Support of Low-TRL and Educational Payloads: A Software-Configured EPS Combined with Flexible C&DH

For several years the TechEdSat flight series (TES-n), developed by the Nano Orbital Workshop (NOW) group at NASA Ames, has relied upon an in-house developed unit to serve both EPS (Electrical Power System) and C&DH (Command and Data Handling) roles along with low data-rate telemetry functions, i.e., serving as the ‘core’ of the spacecraft bus. This ‘core’ has a considerable task given the rapid cadence of the TES program and the typically low-TRL of payloads; configurability and compatibility are key to prevent mission-specific hardware. However, at only 15 watts the current core has become insufficient to support the program’s growing missions and increasingly demanding payloads. To this end, the NOW program is developing new cores to support two TES mission classes: a single-PCB ‘MiniCore’ designed to support 80-watt missions 6U or smaller in LEO, and a three-PCB, radiation-tolerant ‘StackCore’ designed to support 6U and larger missions over 500 watts in LEO and beyond. The ‘MiniCore’ design consists of three main segments: a processor-agnostic C&DH, a software-configured EPS, and a backup low data-rate radio. The design philosophy was to enable rapid-manufacture in a turbulent supply chain, hence the design consists of COTS parts with a focus on those able to be drop-in replaced with radiation-tolerant versions when demanded by the mission. As a single PC-104 sized circuit board, power density and ease of integration also dominated design, demanding the use of modern features such as single-point USB-C for easy charging and monitoring of the spacecraft on the ground. The ‘MiniCore’ can support 80 watts of load, 140 watt-hours of storage, and over 20 watts of optimized solar generation with extensive power monitoring throughout. The ‘MiniCore’ supports one battery pack, six solar-panels, six loads, five actuators, Iridium SBD, and an internal 802.15.4 network. Additionally, the processor-agnostic design can accept any PJRC Teensy 3.x or Adafruit Feather microcontroller unit to enable processor scaling with mission requirements or environment. It is expected a development unit of this design will be completed before conference. The ‘StackCore’ design consists of three stacked PC-104 sized circuit boards: one dedicated to power generation and storage, one dedicated to power distribution, and one dedicated to C&DH tasks. This delineation is necessary to support the transition from highly integrated ICs to discrete analog circuitry, enabling a primarily analog control power system able to operate without software in a radiation environment with finer monitoring compared to the ‘MiniCore’ design. The planned base architecture supports over 500 watts of load, 250 watt-hours of storage, and over 80 watts of optimized solar generation. The power distribution board allows for the use of daughter cards hosting custom converters or interfaces for payloads, in addition to the software-configured supplies used on the ‘MiniCore’. This core stack will be managed by a Vorago ARM M4 microcontroller and support the same wireless communications as the ‘MiniCore’, with optional integration of a NOW S-band radio and attitude determination sensors for ‘black box’ functionality. It is expected the prototype will still be in development during conference.

Spacecraft↗

BRAINSTACK – A Platform for Artificial Intelligence & Machine Learning Collaborative Experiments on a Nano-Satellite

As space missions continue to become more ambitious, complex, and distant to Earth, the need for advanced on-board intelligent decision making to guide everything from mission operations to fault detection and recovery has become a major front of space research. While the prevalence of research on such Artificial Intelligence / Machine Learning (AI/ML) modules has exploded, the capacity to experimentally validate such modules in space in a rapid and inexpensive format has not. To this end, the Nano Orbital Workshop (NOW) group at NASA Ames Research Center has been at the forefront of performing initial flight evaluation tests of ‘commercially’ available AI/ML computational platforms via the TechEdSat (TES-n) flight series as part of what is programmatically referred to as the BRAINSTACK. BRAINSTACK will provide an orbital AI/ML evaluation laboratory where computational experiments are pre-loaded into memory prior to launch, and then executed as desired during the mission, with results reported back and program tweaks or new data sets uploaded as needed. Processors selected as part of the BRAINSTACK are of ideal size, packaging, and power consumption for easy integration into a cube satellite structure. These experiments have included the evaluation of small, high-performance GPUs and more recently, neuromorphic processors in LEO operations. Neuromorphic processors are of particular interest due to their superior computational power efficiency over GPUs. The first TES-n flight test of an Intel first-generation Loihi neuromorphic processor launched on January 13, 2022 and continues to operate in orbit despite almost no space environment modifications. The Intel Loihi Gen-1 is characterized by a 14nm 128-core Spiking Neural Network (SNN) able to support on-chip training. This experiment utilized a Loihi packaged in the ‘Kapoho Bay’ USB module, providing a relatively straight-forward interface to the bus avionics system. The Kapoho Bay was in turn managed by a host Intel Pentium single-board computer to handle scheduling of the AI/ML application payloads, and communications with the satellite vehicle manager. The recently released Intel Loihi Gen-2, able to support integer-valued spike payloads and produced using 7nm process, will form part of the basis of the evolving BRAINSTACK in the upcoming three TES-n/NOW flights. Additionally, it is planned to measure the radiation environment these processors experience to understand any degradation or computational artifacts caused by long term space radiation exposure on these novel architectures. This evolving flexible and collaborative environment involving various research teams across NASA and other organizations is intended to be a convenient orbital test platform from which many anticipated future space AI/ML applications may be initially tested.

Artificial Intelligence↗

BRAINSTACK – A Platform for Artificial Intelligence & Machine Learning Collaborative Experiments on a Nano-Satellite

As space missions continue to become more ambitious, complex, and distant to Earth, the need for advanced on-board intelligent decision making to guide everything from mission operations to fault detection and recovery has become a major front of space research. While the prevalence of research on such Artificial Intelligence / Machine Learning (AI/ML) modules has exploded, the capacity to experimentally validate such modules in space in a rapid and inexpensive format has not. To this end, the Nano Orbital Workshop (NOW) group at NASA Ames Research Center has been at the forefront of performing initial flight evaluation tests of ‘commercially’ available AI/ML computational platforms via the TechEdSat (TES-n) flight series as part of what is programmatically referred to as the BRAINSTACK. BRAINSTACK will provide an orbital AI/ML evaluation laboratory where computational experiments are pre-loaded into memory prior to launch, and then executed as desired during the mission, with results reported back and program tweaks or new data sets uploaded as needed. Processors selected as part of the BRAINSTACK are of ideal size, packaging, and power consumption for easy integration into a cube satellite structure. These experiments have included the evaluation of small, high-performance GPUs and more recently, neuromorphic processors in LEO operations. Neuromorphic processors are of particular interest due to their superior computational power efficiency over GPUs. The first TES-n flight test of an Intel first-generation Loihi neuromorphic processor launched on January 13, 2022 and continues to operate in orbit despite almost no space environment modifications. The Intel Loihi Gen-1 is characterized by a 14nm 128-core Spiking Neural Network (SNN) able to support on-chip training. This experiment utilized a Loihi packaged in the ‘Kapoho Bay’ USB module, providing a relatively straight-forward interface to the bus avionics system. The Kapoho Bay was in turn managed by a host Intel Pentium single-board computer to handle scheduling of the AI/ML application payloads, and communications with the satellite vehicle manager. The recently released Intel Loihi Gen-2, able to support integer-valued spike payloads and produced using 7nm process, will form part of the basis of the evolving BRAINSTACK in the upcoming three TES-n/NOW flights. Additionally, it is planned to measure the radiation environment these processors experience to understand any degradation or computational artifacts caused by long term space radiation exposure on these novel architectures. This evolving flexible and collaborative environment involving various research teams across NASA and other organizations is intended to be a convenient orbital test platform from which many anticipated future space AI/ML applications may be initially tested.

Artificial Intelligence↗

Development of Two High-Energy Bus ‘Cores’ for Rapid Support of Low-TRL and Educational Payloads: A Software-Configured EPS Combined with Flexible C&DH

For several years the TechEdSat flight series (TES-n), developed by the Nano Orbital Workshop (NOW) group at NASA Ames, has relied upon an in-house developed unit to serve both EPS (Electrical Power System) and C&DH (Command and Data Handling) roles along with low data-rate telemetry functions, i.e., serving as the ‘core’ of the spacecraft bus. This ‘core’ has a considerable task given the rapid cadence of the TES program and the typically low-TRL of payloads; configurability and compatibility are key to prevent mission-specific hardware. However, at only 15 watts the current core has become insufficient to support the program’s growing missions and increasingly demanding payloads. To this end, the NOW program is developing new cores to support two TES mission classes: a single-PCB ‘MiniCore’ designed to support 80-watt missions 6U or smaller in LEO, and a three-PCB, radiation-tolerant ‘StackCore’ designed to support 6U and larger missions over 500 watts in LEO and beyond. The ‘MiniCore’ design consists of three main segments: a processor-agnostic C&DH, a software-configured EPS, and a backup low data-rate radio. The design philosophy was to enable rapid-manufacture in a turbulent supply chain, hence the design consists of COTS parts with a focus on those able to be drop-in replaced with radiation-tolerant versions when demanded by the mission. As a single PC-104 sized circuit board, power density and ease of integration also dominated design, demanding the use of modern features such as single-point USB-C for easy charging and monitoring of the spacecraft on the ground. The ‘MiniCore’ can support 80 watts of load, 140 watt-hours of storage, and over 20 watts of optimized solar generation with extensive power monitoring throughout. The ‘MiniCore’ supports one battery pack, six solar-panels, six loads, five actuators, Iridium SBD, and an internal 802.15.4 network. Additionally, the processor-agnostic design can accept any PJRC Teensy 3.x or Adafruit Feather microcontroller unit to enable processor scaling with mission requirements or environment. It is expected a development unit of this design will be completed before conference. The ‘StackCore’ design consists of three stacked PC-104 sized circuit boards: one dedicated to power generation and storage, one dedicated to power distribution, and one dedicated to C&DH tasks. This delineation is necessary to support the transition from highly integrated ICs to discrete analog circuitry, enabling a primarily analog control power system able to operate without software in a radiation environment with finer monitoring compared to the ‘MiniCore’ design. The planned base architecture supports over 500 watts of load, 250 watt-hours of storage, and over 80 watts of optimized solar generation. The power distribution board allows for the use of daughter cards hosting custom converters or interfaces for payloads, in addition to the software-configured supplies used on the ‘MiniCore’. This core stack will be managed by a Vorago ARM M4 microcontroller and support the same wireless communications as the ‘MiniCore’, with optional integration of a NOW S-band radio and attitude determination sensors for ‘black box’ functionality. It is expected the prototype will still be in development during conference.

Spacecraft↗

Development of Two High-Energy Bus ‘Cores’

For several years the TechEdSat flight series (TES-n), developed by the Nano Orbital Workshop (NOW) group at NASA Ames, has relied upon an in-house developed unit to serve both EPS (Electrical Power System) and C&DH (Command and Data Handling) roles along with low data-rate telemetry functions, i.e., serving as the ‘core’ of the spacecraft bus. This ‘core’ has a considerable task given the rapid cadence of the TES program and the typically low-TRL of payloads; configurability and compatibility are key to prevent mission-specific hardware. However, at only 15 watts the current core has become insufficient to support the program’s growing missions and increasingly demanding payloads. To this end, the NOW program is developing new cores to support two TES mission classes: a single-PCB ‘MiniCore’ designed to support 80-watt missions 6U or smaller in LEO, and a three-PCB, radiation-tolerant ‘StackCore’ designed to support 6U and larger missions over 500 watts in LEO and beyond. The ‘MiniCore’ design consists of three main segments: a processor-agnostic C&DH, a software-configured EPS, and a backup low data-rate radio. The design philosophy was to enable rapid-manufacture in a turbulent supply chain, hence the design consists of COTS parts with a focus on those able to be drop-in replaced with radiation-tolerant versions when demanded by the mission. As a single PC-104 sized circuit board, power density and ease of integration also dominated design, demanding the use of modern features such as single-point USB-C for easy charging and monitoring of the spacecraft on the ground. The ‘MiniCore’ can support 80 watts of load, 140 watt-hours of storage, and over 20 watts of optimized solar generation with extensive power monitoring throughout. The ‘MiniCore’ supports one battery pack, six solar-panels, six loads, five actuators, Iridium SBD, and an internal 802.15.4 network. Additionally, the processor-agnostic design can accept any PJRC Teensy 3.x or Adafruit Feather microcontroller unit to enable processor scaling with mission requirements or environment. It is expected a development unit of this design will be completed before conference. The ‘StackCore’ design consists of three stacked PC-104 sized circuit boards: one dedicated to power generation and storage, one dedicated to power distribution, and one dedicated to C&DH tasks. This delineation is necessary to support the transition from highly integrated ICs to discrete analog circuitry, enabling a primarily analog control power system able to operate without software in a radiation environment with finer monitoring compared to the ‘MiniCore’ design. The planned base architecture supports over 500 watts of load, 250 watt-hours of storage, and over 80 watts of optimized solar generation. The power distribution board allows for the use of daughter cards hosting custom converters or interfaces for payloads, in addition to the software-configured supplies used on the ‘MiniCore’. This core stack will be managed by a Vorago ARM M4 microcontroller and support the same wireless communications as the ‘MiniCore’, with optional integration of a NOW S-band radio and attitude determination sensors for ‘black box’ functionality. It is expected the prototype will still be in development during conference.

Avery Brock↗

BRAINSTACK – A Platform for Artificial Intelligence & Machine Learning Collaborative Experiments on a Nano-Satellite

As the space economy continues to expand through increasingly easy access to advanced and inexpensive technology, space missions themselves have become more ambitious with exploration targets growing ever distant while simultaneously requiring larger guidance and communication budgets. These conflicting desires of distance and control drive the need for advanced on-board intelligent decision making to reduce communication and control limitations by automating as many mission functions as possible in-situ. While the amount of research on such Artificial Intelligence and Machine Learning (AI/ML) software modules has grown exponentially, the capacity to experimentally validate such software modules in space in a rapid and inexpensive format has not. To this end, the Nano Orbital Workshop (NOW) group at NASA Ames Research Center has been at the forefront of performing initial flight evaluation tests of ‘commercially’ available bleeding-edge computational platforms via what is programmatically referred to as the BrainStack on the TechEdSat (TES-n) flight series. This on-orbit computational platform provides an evaluation laboratory where advanced software experiments are pre-loaded into memory prior to launch, then executed as payloads during mission operations with results reported back and program tweaks or new training sets uploaded as needed. Processors selected as part of the BrainStack are of ideal size, packaging, and power consumption for easy integration into a cube satellite structure. These experiments have included the evaluation of small, high-performance GPUs and, more recently, neuromorphic processors, in LEO operations. Neuromorphic processors are of particular interest due to their superior power efficiency over GPUs in intelligent automation applications. The first TES-n flight test of an Intel first-generation Loihi neuromorphic processor launched on TES-13, January 13, 2022, and continues to operate in orbit despite no significant modifications to harden the processor against the space environment. The Intel Loihi Gen-1 on TES-13 is characterized by a 14nm 128-core Spiking Neural Network (SNN) able to support on-chip training. The processor is packaged in the Kapoho Bay USB module, providing a relatively straight-forward interface to the bus avionics system. The Kapoho Bay was in turn managed by an Intel Pentium single-board computer to handle scheduling of the software application payloads and communications with the satellite’s primary computer. The recently released Intel Loihi Gen-2, able to support integer-valued spike payloads and produced using 7nm process, will form part of the continually evolving BrainStack in the upcoming three TES-n/NOW flights. The Kapoho Point unit will incorporate eight Loihi-2 processors, enabling neural networks of up to one million neurons and one billion synapsis. Additionally, it is planned to measure the radiation environment these processors experience to understand any degradation or computational artifacts caused by long term space radiation exposure on these novel architectures. This evolving flexible and collaborative environment involving various research teams across NASA and other organizations is intended to be a convenient orbital test platform from which many anticipated future space automation applications may be initially tested.

Artificial Intelligence↗

TechEd Sat-11 Cognitive Engine-1 Experiments

This presentation discusses the experiment concept of operations, flight and ground software, and current status of Technology Educational Satellite 11 (TechEdSat-11).

Rachel Dudukovich↗

Development of a Low-Cost, Highly Flexible Re-Entry Platform

With a growing interest in atmospheric entry, descent, and landing research as well as the necessity to empirically test increasingly complicated entry systems, a growing need for a quick and cost-effective method of experimentation is needed. The Hypersonic Configurable Unit Ballistic Experiment is a test and evaluation platform allowing for in-situ research and rapid testing of novel technologies in a re-entry environment. HyCUBE takes the form of a small satellite-sized re-entry vehicle and, with the additional space on board the vehicle, can act as a platform for testing novel guidance and control methodologies.

Aero-Thermodynamics↗

The Aeolus-Earth DWTS Heliophysics Mission

The Aeolus-Earth Mission (DWTS-Helio) is a recently selected NASA Heliophysics investigation that will apply the innovative Doppler Wind Temperature Sounder (DWTS) technique to the Space Atmosphere Interaction Region (SAIR) at ~105-180 km. The technique, invented by Gordley & Marshall (2011), applies the Doppler Scanning with Gas Filter (DSGF) technique using a cryo-cooled MWIR radiometer to view the limb of the atmosphere from LEO (orbital velocity creates the Doppler shifts required by the technique). For this implementation of DWTS, a Nitric Oxide (NO) low pressure gas cell is used. The limb of the atmosphere is observed from a spacecraft at orbital velocity, and as an observed air volume passes through the field of view, this velocity creates a set of Doppler-shifted images. These images are used to create Doppler Integrated Pass (DIP) signals, from which atmospheric temperature and wind profiles are extracted (it may be considered a converse of the successful in-flight calibration of gas cells used for the HALOE instrument). The technique is relative, removing the need for absolute radiances, and the signal-to-noise ratio for this technique is high, resulting in good measurement precision. Different gas cells can be used to create different altitude coverage and may be combined to measure a more continuous altitude range. For example, using a NO cell captures the lower atmosphere from 30-50km as well as the SAIR, while using the 13 isotopologue of CO2 would capture 50-120km. Due to the desired data volume as well as power and thermal considerations, this initial Aeolus-Earth flight will be more suited for a ‘hosted’ payload on an Orbital Maneuvering Vehicle platform instead of the ‘free-flyer’ option originally investigated. Lastly, the technique is sufficiently powerful that a two-channel system could produce full Mars atmosphere data not currently possible.

DWTS↗