Search NASA⌕ Search

SEARCH · Search NASA

Results for “Wafer-Scale”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2

Octave-spanning terahertz quarter-wave plates based on over-coupled Fabry–Pérot resonances in reflective metal–dielectric–metal metasurfaces

Compact devices for broadband polarization control in the terahertz (THz) regime remain challenging to realize due to the intrinsic phase dispersion associated with birefringent materials and resonant structures. Here, we demonstrate achromatic THz quarter-wave plates with near-unity efficiency and operating under a wide range of incidence angles, based on over-coupled metal–dielectric–metal reflective metasurfaces. The devices operate as single-port anisotropic Fabry–Pérot cavities, in which the phase dispersion of the over-coupled resonances is engineered to maintain an approximately constant relative phase delay between orthogonal field components over a broad frequency range. Four complementary metasurface designs operating at an incidence angle of 45° collectively cover the 0.25–3 THz frequency range accessible to a typical THz time-domain spectroscopy system. Each device exhibits an approximately octave-wide operational bandwidth, with axial ratios below 3 dB and polarization-conversion efficiencies exceeding 80% across most of the operating band. Systematic structural optimization suppresses coupling to diffraction and guided-wave modes, thereby further extending the usable bandwidth while preserving the required phase relationship between orthogonal polarizations. The demonstrated metasurfaces are compatible with wafer-scale fabrication processes, and experimental results show excellent agreement with simulations. These findings establish over-coupled reflective metasurfaces as a robust, scalable, and versatile platform for broadband THz polarization control.

36 MATERIALS SCIENCE↗

Enhanced ferromagnetism in monolayer Cr 2 Te 3 via topological insulator coupling

Exchange-coupled interfaces are pivotal in exploiting two-dimensional (2D) ferromagnetism. Due to the extraordinary correlations among charge, spin, orbital and lattice degrees of freedom, layered magnetic transition metal chalcogenides (TMCs) bode well for exotic topological phenomena. Here we report the realization of wafer-scale Cr 2 Te 3 down to monolayer (ML) on insulating SrTiO 3 (111) and/or Al 2 O 3 (001) substrates using molecular beam epitaxy. Robust ferromagnetism persists in the 2D limit. In particular, the Curie temperature T C of 2 ML Cr 2 Te 3 increases from 100 K to ∼120 K when proximitized to topological insulator (TI) (Bi,Sb) 2 Te 3 , with substantially boosted magnetization as observed via polarized neutron reflectometry. Our experiments and theory strongly indicate that the Bloembergen–Rowland interaction is likely universal underlying T C enhancement in TI-coupled magnetic heterostructures. The topological-surface-enhanced magnetism in 2D TMC enables further exchange coupling physics and quantum hybrid studies, including paving the way to realize interface-modulated topological electronics.

36 MATERIALS SCIENCE↗

Solution-Based Synthesis of Ultrathin Quasi-2D Amorphous Carbon for Nanoelectronics

The synthesis of ultrathin 2D amorphous dielectric film represents a major challenge due to the metastable nature of amorphous phases. We describe a scalable and solution-based strategy to prepare wafer-scale 2D amorphous carbon with thickness down to 1–2 atomic layers from coal-derived carbon quantum dots as precursors. The prepared atomically thin 2D amorphous carbon can be suspended over cavities as freestanding membranes with high modulus of 400±100 GPa and demonstrate robust dielectric properties with dielectric strength above 20 MV·cm-1 and leakage current density below 10-4 A·cm-2 through a scaled thickness of three-atomic layers. When implemented as ultrathin gate dielectrics in 2D transistors or ion-transport media in memristors, they enable exceptional device performance and spatiotemporal uniformity, resulting from their amorphous form, intrinsic ultrathinness, and 2D atomic structures.

Pham, Viet Hung [NETL Site Support Contractor, Nat↗

Keeping LAMMPS cutting edge

Since its inception 30 years ago, LAMMPS has grown to be a world-class molecular dynamics code and a cornerstone of computational materials science research. This project aimed to keep LAMMPS at the forefront of molecular dynamics simulations by adapting LAMMPS to the latest developments in machine learning technology and hardware. Initially, the project set out to provide a unified implementation of active learning for efficient training data generation in LAMMPS, but the research trajectory pivoted to address more immediate and impactful opportunities. On the hardware side, recent record-breaking molecular dynamics simulations were developed on the Cerebras wafer-scale AI chip, and this project has developed an interface between LAMMPS and the hardware-specific molecular dynamics code to accelerate and simplify development and user adoption. On the software side, PyTorch’s Ahead-of-Time (AOT) compilation features promised increased performance for state-of-the-art equivariant neural network potentials, and this project laid the groundwork for their adoption in LAMMPS, resulting in a nearly 20x acceleration in extreme cases. Combined with a comprehensive benchmark study of LAMMPS across all current exascale systems, this project has reinforced LAMMPS’s role as a versatile, high-performance tool for current and future materials science applications.

36 MATERIALS SCIENCE↗

A grid amplifier

A 50-MESFET grid amplifier is reported that has a gain of 11 dB at 3.3 GHz. The grid isolates the input from the output by using vertical polarization for the input beam and horizontal polarization for the transmitted output beam. The grid unit cell is a two-MESFET differential amplifier. A simple calibration procedure allows the gain to be calculated from a relative power measurement. This grid is a hybrid circuit, but the structure is suitable for fabrication as a monolithic wafer-scale integrated circuit, particularly at millimeter wavelengths.

Kim, Moonil↗

A new fabrication technique for back-to-back varactor diodes

A new varactor diode process has been developed in which much of the processing is done from the back of an extremely thin semiconductor wafer laminated to a low-dielectric substrate. Back-to-back BNN diodes were fabricated with this technique; excellent DC and low-frequency capacitance measurements were obtained. Advantages of the new technique relative to other techniques include greatly reduced frontside wafer damage from exposure to process chemicals, improved capability to integrate devices (e.g. for antenna patterns, transmission lines, or wafer-scale grids), and higher line yield. BNN diodes fabricated with this technique exhibit approximately the expected capacitance-voltage characteristics while showing leakage currents under 10 mA at voltages three times that needed to deplete the varactor. This leakage is many orders of magnitude better than comparable Schottky diodes.

Smith, R. Peter↗

Plasma Enhanced Growth of Carbon Nanotubes For Ultrasensitive Biosensors

The multitude of considerations facing nanostructure growth and integration lends itself to combinatorial optimization approaches. Rapid optimization becomes even more important with wafer-scale growth and integration processes. Here we discuss methodology for developing plasma enhanced CVD growth techniques for achieving individual, vertically aligned carbon nanostructures that show excellent properties as ultrasensitive electrodes for nucleic acid detection. We utilize high throughput strategies for optimizing the upstream and downstream processing and integration of carbon nanotube electrodes as functional elements in various device types. An overview of ultrasensitive carbon nanotube based sensor arrays for electrochemical bio-sensing applications and the high throughput methodology utilized to combine novel electrode technology with conventional MEMS processing will be presented.

Cassell, Alan M.↗

Plasma Enhanced Growth of Carbon Nanotubes For Ultrasensitive Biosensors

The multitude of considerations facing nanostructure growth and integration lends itself to combinatorial optimization approaches. Rapid optimization becomes even more important with wafer-scale growth and integration processes. Here we discuss methodology for developing plasma enhanced CVD growth techniques for achieving individual, vertically aligned carbon nanostructures that show excellent properties as ultrasensitive electrodes for nucleic acid detection. We utilize high throughput strategies for optimizing the upstream and downstream processing and integration of carbon nanotube electrodes as functional elements in various device types. An overview of ultrasensitive carbon nanotube based sensor arrays for electrochemical biosensing applications and the high throughput methodology utilized to combine novel electrode technology with conventional MEMS processing will be presented.

Cassell, Alan M.↗

Integrating Carbon Nanotubes For Atomic Force Microscopy Imaging Applications

Carbon nanotube (CNT) related nanostructures possess remarkable electrical, mechanical, and thermal properties. To produce these nanostructures for real world applications, a large-scale controlled growth of carbon nanotubes is crucial for the integration and fabrication of nanodevices and nanosensors. We have taken the approach of integrating nanopatterning and nanomaterials synthesis with traditional silicon micro fabrication techniques. This integration requires a catalyst or nanomaterial protection scheme. In this paper, we report our recent work on fabricating wafer-scale carbon nanotube AFM cantilever probe tips. We will address the design and fabrication considerations in detail, and present the preliminary scanning probe test results. This work may serve as an example of rational design, fabrication, and integration of nanomaterials for advanced nanodevice and nanosensor applications.

Ye, Qi↗

NASA Tech Briefs, September 2009

opics covered include: Filtering Water by Use of Ultrasonically Vibrated Nanotubes; Computer Code for Nanostructure Simulation; Functionalizing CNTs for Making Epoxy/CNT Composites; Improvements in Production of Single-Walled Carbon Nanotubes; Progress Toward Sequestering Carbon Nanotubes in PmPV; Two-Stage Variable Sample-Rate Conversion System; Estimating Transmitted-Signal Phase Variations for Uplink Array Antennas; Board Saver for Use with Developmental FPGAs; Circuit for Driving Piezoelectric Transducers; Digital Synchronizer without Metastability; Compact, Low-Overhead, MIL-STD-1553B Controller; Parallel-Processing CMOS Circuitry for M-QAM and 8PSK TCM; Differential InP HEMT MMIC Amplifiers Embedded in Waveguides; Improved Aerogel Vacuum Thermal Insulation; Fluoroester Co-Solvents for Low-Temperature Li+ Cells; Using Volcanic Ash to Remove Dissolved Uranium and Lead; High-Efficiency Artificial Photosynthesis Using a Novel Alkaline Membrane Cell; Silicon Wafer-Scale Substrate for Microshutters and Detector Arrays; Micro-Horn Arrays for Ultrasonic Impedance Matching; Improved Controller for a Three-Axis Piezoelectric Stage; Nano-Pervaporation Membrane with Heat Exchanger Generates Medical-Grade Water; Micro-Organ Devices; Nonlinear Thermal Compensators for WGM Resonators; Dynamic Self-Locking of an OEO Containing a VCSEL; Internal Water Vapor Photoacoustic Calibration; Mid-Infrared Reflectance Imaging of Thermal-Barrier Coatings; Improving the Visible and Infrared Contrast Ratio of Microshutter Arrays; Improved Scanners for Microscopic Hyperspectral Imaging; Rate-Compatible LDPC Codes with Linear Minimum Distance; PrimeSupplier Cross-Program Impact Analysis and Supplier Stability Indicator Simulation Model; Integrated Planning for Telepresence With Time Delays; Minimizing Input-to-Output Latency in Virtual Environment; Battery Cell Voltage Sensing and Balancing Using Addressable Transformers; Gaussian and Lognormal Models of Hurricane Gust Factors; Simulation of Attitude and Trajectory Dynamics and Control of Multiple Spacecraft; Integrated Modeling of Spacecraft Touch-and-Go Sampling; Spacecraft Station-Keeping Trajectory and Mission Design Tools; Efficient Model-Based Diagnosis Engine; and DSN Simulator.

Source record↗

Design and Fabrication of High-Efficiency CMOS/CCD Imagers

An architecture for back-illuminated complementary metal oxide/semiconductor (CMOS) and charge-coupled-device (CCD) ultraviolet/visible/near infrared- light image sensors, and a method of fabrication to implement the architecture, are undergoing development. The architecture and method are expected to enable realization of the full potential of back-illuminated CMOS/CCD imagers to perform with high efficiency, high sensitivity, excellent angular response, and in-pixel signal processing. The architecture and method are compatible with next-generation CMOS dielectric-forming and metallization techniques, and the process flow of the method is compatible with process flows typical of the manufacture of very-large-scale integrated (VLSI) circuits. The architecture and method overcome all obstacles that have hitherto prevented high-yield, low-cost fabrication of back-illuminated CMOS/CCD imagers by use of standard VLSI fabrication tools and techniques. It is not possible to discuss the obstacles in detail within the space available for this article. Briefly, the obstacles are posed by the problems of generating light-absorbing layers having desired uniform and accurate thicknesses, passivation of surfaces, forming structures for efficient collection of charge carriers, and wafer-scale thinning (in contradistinction to diescale thinning). A basic element of the present architecture and method - the element that, more than any other, makes it possible to overcome the obstacles - is the use of an alternative starting material: Instead of starting with a conventional bulk-CMOS wafer that consists of a p-doped epitaxial silicon layer grown on a heavily-p-doped silicon substrate, one starts with a special silicon-on-insulator (SOI) wafer that consists of a thermal oxide buried between a lightly p- or n-doped, thick silicon layer and a device silicon layer of appropriate thickness and doping. The thick silicon layer is used as a handle: that is, as a mechanical support for the device silicon layer during micro-fabrication.

Pain, Bedabrata↗

Planar Superconducting Millimeter-Wave/Terahertz Channelizing Filter

This innovation is a compact, superconducting, channelizing bandpass filter on a single-crystal (0.45 m thick) silicon substrate, which operates from 300 to 600 GHz. This device consists of four channels with center frequencies of 310, 380, 460, and 550 GHz, with approximately 50-GHz bandwidth per channel. The filter concept is inspired by the mammalian cochlea, which is a channelizing filter that covers three decades of bandwidth and 3,000 channels in a very small physical space. By using a simplified physical cochlear model, and its electrical analog of a channelizing filter covering multiple octaves bandwidth, a large number of output channels with high inter-channel isolation and high-order upper stopband response can be designed. A channelizing filter is a critical component used in spectrometer instruments that measure the intensity of light at various frequencies. This embodiment was designed for MicroSpec in order to increase the resolution of the instrument (with four channels, the resolution will be increased by a factor of four). MicroSpec is a revolutionary wafer-scale spectrometer that is intended for the SPICA (Space Infrared Telescope for Cosmology and Astrophysics) Mission. In addition to being a vital component of MicroSpec, the channelizing filter itself is a low-resolution spectrometer when integrated with only an antenna at its input, and a detector at each channel s output. During the design process for this filter, the available characteristic impedances, possible lumped element ranges, and fabrication tolerances were identified for design on a very thin silicon substrate. Iterations between full-wave and lumped-element circuit simulations were performed. Each channel s circuit was designed based on the availability of characteristic impedances and lumped element ranges. This design was based on a tabular type bandpass filter with no spurious harmonic response. Extensive electromagnetic modeling for each channel was performed. Four channels, with 50-GHz bandwidth, were designed, each using multiple transmission line media such as microstrip, coplanar waveguide, and quasi-lumped components on 0.45- m thick silicon. In the design process, modeling issues had to be overcome. Due to the extremely high frequencies, very thin Si substrate, and the superconducting metal layers, most commercially available software fails in various ways. These issues were mitigated by using alternative software that was capable of handling them at the expense of greater simulation time. The design of on-chip components for the filter characterization, such as a broadband antenna, Wilkinson power dividers, attenuators, detectors, and transitions has been completed.

Ehsan, Negar↗

High-Throughput Processes and Structural Characterization of Single-Nanotube Based Devices for 3D Electronics

We have developed manufacturable approaches to form single, vertically aligned carbon nanotubes, where the tubes are centered precisely, and placed within a few hundred nm of 1-1.5 micron deep trenches. These wafer-scale approaches were enabled by chemically amplified resists and inductively coupled Cryo-etchers to form the 3D nanoscale architectures. The tube growth was performed using dc plasmaenhanced chemical vapor deposition (PECVD), and the materials used for the pre-fabricated 3D architectures were chemically and structurally compatible with the high temperature (700 C) PECVD synthesis of our tubes, in an ammonia and acetylene ambient. The TEM analysis of our tubes revealed graphitic basal planes inclined to the central or fiber axis, with cone angles up to 30 deg. for the particular growth conditions used. In addition, bending tests performed using a custom nanoindentor, suggest that the tubes are well adhered to the Si substrate. Tube characteristics were also engineered to some extent, by adjusting growth parameters, such as Ni catalyst thickness, pressure and plasma power during growth.

top-down fabrication↗

High-Throughput Top-Down and Bottom-Up Processes for Forming Single-Nanotube Based Architectures for 3D Electronics

We have developed manufacturable approaches to form single, vertically aligned carbon nanotubes, where the tubes are centered precisely, and placed within a few hundred nm of 1-1.5 micron deep trenches. These wafer-scale approaches were enabled by chemically amplified resists and inductively coupled Cryo-etchers for forming the 3D nanoscale architectures. The tube growth was performed using dc plasma-enhanced chemical vapor deposition (PECVD), and the materials used for the pre-fabricated 3D architectures were chemically and structurally compatible with the high temperature (700 C) PECVD synthesis of our tubes, in an ammonia and acetylene ambient. Tube characteristics were also engineered to some extent, by adjusting growth parameters, such as Ni catalyst thickness, pressure and plasma power during growth. Such scalable, high throughput top-down fabrication techniques, combined with bottom-up tube synthesis, should accelerate the development of PECVD tubes for applications such as interconnects, nano-electromechanical (NEMS), sensors or 3D electronics in general.

plasma-enhanced chemical vapor deposition (PECVD),↗

Key Elements of a Low Voltage, Ultracompact Plasma Spectrometer

Taking advantage of technological developments in wafer-scale processing over the past two decades, such as deep etching, 3-D chip stacking, and double-sided lithography, we have designed and fabricated the key elements of an ultracompact 1.5cm (exp 3)plasma spectrometer that requires only low-voltage power supplies, has no microchannel plates, and has a high aperture area to instrument volume ratio. The initial design of the instrument targets the measurement of charged particles in the 3-20keV range with a highly directional field of view and a 100 duty cycle; i.e., the entire energy range Is continuously measured. In addition to reducing mass, size, and voltage requirements, the new design will affect the manufacturing process of plasma spectrometers, enabling large quantities of identical instruments to be manufactured at low individual unit cost. Such a plasma spectrometer is ideal for heliophysics plasma investigations, particularly for small satellite and multispacecraft missions. Two key elements of the instrument have been fabricated: the collimator and the energy analyzer. An initial collimator transparency of 20 with 3deg x 3deg angular resolution was achieved. The targeted 40 collimator transparency appears readily achievable. The targeted energy analyzer scaling factor of 1875 was achieved; i.e.20 keV electrons were selected for only a 10.7V bias voltage in the energy analyzer.

Scime, E. E.↗

Electron-Beam Deposition of Superconducting Molybdenum Thin Films for the Development of Mo/Au TES X-Ray Microcalorimeter

We are exploring the properties of electron-beam evaporated molybdenum thin films on silicon nitride coated silicon wafers at substrate temperatures between room temperature and 650 C. The temperature dependence of film stress, transition temperature, and electrical properties are presented. X-ray diffraction measurements are performed to gain information on molybdenum crystallite size and growth. Results show the dominant influence of the crystallite size on the intrinsic properties of our films. Wafer-scale uniformity, wafer yield, and optimal thermal bias regime for TES fabrication are discussed.

Microcalorimeter↗

Spatially Precise Light‐Activated Dedoping in Wafer‐Scale MoS 2 Films

2D materials, particularly transition metal dichalcogenides (TMDCs), have shown great potential for microelectronics and optoelectronics. However, a major challenge in commercializing these materials is the inability to control their doping at a wafer scale with high spatial fidelity. Interface chemistry is used with the underlying substrate oxide and concomitant exposure to visible light in ambient conditions for photo-dedoping wafer scale MoS 2 . It is hypothesized that the oxide layer traps photoexcited holes, leaving behind long-lived electrons that become available for surface reactions with ambient air at sulfur vacancies (defect sites) resulting in dedoping. Additionally, high fidelity spatial control is showcased over the dedoping process, by laser writing, and fine control achieved over the degree of doping by modulating the illumination time and power density. This localized change in MoS 2 doping density is very stable (at least 7 days) and robust to processing conditions like high temperature and vacuum. The scalability and ease of implementation of this approach can address one of the major issues preventing the “Lab to Fab” transition of 2D materials and facilitate its seamless integration for commercial applications in multi-logic devices, inverters, and other optoelectronic devices.

14 SOLAR ENERGY↗