Search NASA⌕ Search

SEARCH · Search NASA

Results for “lattice”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 433 records · Page 24
All sourcesNASA NTRSDOE OSTI
NASA NTRSDate not supplied

Accessing Icy World Oceans using Lattice Confinement Fusion Fast Fission

Exploring the oceans of icy moons and planets requires a robust robotic probe powered by an energy source that can operate under icy world ocean conditions and be self-contained. We propose a non-fissile, compact, scalable nuclear energy source to electrically power untethered, autonomous probes to melt or bore through icy world crusts. The probe can be used for planetary (i.e. Pluto, lunar (i.e., Europa), or asteroid exploration (i.e. Ceres) where ice caps are encountered. This new approach may yield a variable output fission power source with a higher performance than 238Pu and a non-fissile alternative to a highly enriched uranium (HEU) core. This approach saves uranium enrichment expense, and both HEU and 238Pu security and launch safety costs. The reactor will produce electrical power with thermal waste heat to melt through the ice crust with possible sonic assistance. This paper will introduce the hybrid fusion-fission reactor concept, explore the potential for and benefits of this new type of nuclear reactor, and discuss the technical approach to developing this new technology.

Theresa L Benyo↗
NASA NTRS2024

Single-Event Effects Test Report Lattice Semiconductor, LCMXO3D-9400HC-5BG484I Field Programmable Gate Array

The purpose of this test was to characterize single event effects (SEE) in the LCMXO3D-9400HC-5BG484I, a low power and low density field programmable gate array (FPGA). The SEE concerns for the device that were investigated in this testing are single event upsets (SEUs) in the configuration static random-access memory (SRAM), SEUs in the FPGA fabric, single event latch up (SEL), and single event functional interrupts (SEFIs). Testing was conducted at Lawrence Berkeley National Laboratory (LBNL) on August 26th, 2024 and August 28th, 2024.

Adia M Wood↗