Search NASA⌕ Search

SEARCH · Search NASA

Results for “LOGIC”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 469 records · Page 26
All sourcesNASA NTRSDOE OSTI
NASA NTRS1972

Development of beam leaded low power logic circuits

The technologies of low power TTL and beam lead processing were merged into a single product family. This family offers the power and thermal advantages of low power(54L), while providing the additional reliability advantages of beam leads. The reduction in the power and heat levels also allows the system designer to take advantage, through beam lead, multichip assemblies, of increased package density to reduce system size and weight.

Smith, B. W.↗
NASA NTRS1971

Logic design for dynamic and interactive recovery.

Recovery in a fault-tolerant computer means the continuation of system operation with data integrity after an error occurs. This paper delineates two parallel concepts embodied in the hardware and software functions required for recovery; detection, diagnosis, and reconfiguration for hardware, data integrity, checkpointing, and restart for the software. The hardware relies on the recovery variable set, checking circuits, and diagnostics, and the software relies on the recovery information set, audit, and reconstruct routines, to characterize the system state and assist in recovery when required. Of particular utility is a handware unit, the recovery control unit, which serves as an interface between error detection and software recovery programs in the supervisor and provides dynamic interactive recovery.

Carter, W. C.↗
NASA NTRS1973

Complementary MOS four-phase logic circuits

Technique can provide four-phase clock signal from single-phase clock and requires only one power supply voltage. This arrangement saves considerable power compared to circuits having load resistor between power supply and ground.

Petersen, H. L.↗
NASA NTRS1972

Parallel image logical operations using cross correlation

Methods are presented for counting areas in an image in a parallel manner using noncoherent optical techniques. The techniques presented include the Levialdi algorithm for counting, optical techniques for binary operations, and cross-correlation.

Strong, J. P., III↗
NASA NTRS1975

Control logic for a 30 cm diameter ion thruster

Tests with a 30 cm thruster having EMT critical components have defined start-up criteria. Of the three phases comprising the start-up mode, the preheat phase is intended to heat critical feed system components to desired temperatures. Of the seven supplies available during the preheat phase, only three were found to be useful for purposes of preheating the thruster. These were the cathode and neutralizer tip heater supplies and the isolator heater supply. If the needed temperatures are attained during preheat, the ignition phase requires only several seconds. The heat phase serves to establish the proper propellant flow rates prior to the transition to the run mode. Using these techniques, a thruster with initial temperatures in the range of -15 to +25 C can be reliably started and provide a 1.0 amp beam within 45 min. High voltage recycle time profiles indicate limitations on several time functions.

Bechtel, R. T.↗
NASA NTRS1977

Optimization of the space shuttle entry guidance lateral deadband, minimum bank angle logic

The lateral deadband and minimum bank angle schedule were studied. Results used by the analytic drag control entry guidance system are presented. Lateral deadband limits and configuration were investigated and possible changes in the minimum bank angle schedule to improve crossrange control and drag acceleration control for entry were examined. The study recommends a 12.5 deg lateral deadband to accommodate low dispersions of up to 23%.

Bump, P. B.↗
NASA NTRS1977

Standard high-reliability integrated circuit logic packaging

A family of standard, high-reliability hardware used for packaging digital integrated circuits is described. The design transition from early prototypes to production hardware is covered and future plans are discussed. Interconnections techniques are described as well as connectors and related hardware available at both the microcircuit packaging and main-frame level. General applications information is also provided.

Slaughter, D. W.↗
NASA NTRS1979

Algorithms and logic for incorporating MLS back azimuth information into the NASA TCV B-737 airplane area navigation system

Navigation position estimates are based on range information form a randomly located DME and MLS back azimuth angular information. The MLS volmetric coverage checks are performed to ensure that proper navigation inputs are being utilized. These algorithms and volumetric checks were designed so that they could be added to most existing area navigation systems with minimum software modification.

Knox, C. E.↗
NASA NTRS1980

A general logic structure for custom LSI'S

Structure composed of standardized-circuit arrays reduces cost and complexity of fabricating special integrated circuits. Desired circuits are formed from basic mask, custom cuts, and contact points. Interactive computer program speeds design.

Sievers, M. W.↗
NASA NTRS1981

Quantitative simulation of a magnetospheric substorm. I - Model logic and overview

Results of a comprehensive computer simulation of the behavior of the earth's inner magnetosphere during a substorm-type event are reported. It is pointed out that the computer model self-consistently computes electric fields, currents, and plasma distributions and velocities in the inner-magnetosphere/ionosphere system; parallel electric fields and ionospheric neutral winds, however, are not included. The basic equations of the model are derived, and the inputs are described. An overview of the results is also given. The first appendix contains derivations of general, useful laws of bounce-averaged gradient, curvature, and E x B drifts in a plasma with isotropic pitch angle distribution. The second appendix gives a description of the numerical method used in the simulation.

Harel, M.↗
NASA NTRS1982

Inexpensive Logic-Level Converter

Relatively-simple transformer circuit boosts 0-to-5 volt pulses from TTL circuitry to plus or minus 10-volt pulses for transmission over data bus. Also reduces bus voltages to lower voltages required by TTL circuitry. Circuit consists of transformer, two voltage-reference networks, quad differential line receiver, and line driver.

Wilcox, S. W.↗
NASA NTRS1984

Logical optimization for database uniformization

Data base uniformization refers to the building of a common user interface facility to support uniform access to any or all of a collection of distributed heterogeneous data bases. Such a system should enable a user, situated anywhere along a set of distributed data bases, to access all of the information in the data bases without having to learn the various data manipulation languages. Furthermore, such a system should leave intact the component data bases, and in particular, their already existing software. A survey of various aspects of the data bases uniformization problem and a proposed solution are presented.

Grant, J.↗
NASA NTRS1984

Optical flip-flops and sequential logic circuits using a liquid crystal light valve

This paper is concerned with the application of optics to digital computing. A Hughes liquid crystal light valve is used as an active optical element where a weak light beam can control a strong light beam with either a positive or negative gain characteristic. With this device as the central element the ability to produce bistable states from which different types of flip-flop can be implemented is demonstrated. In this paper, some general comments are first presented on digital computing as applied to optics. This is followed by a discussion of optical implementation of various types of flip-flop. These flip-flops are then used in the design of optical equivalents to a few simple sequential circuits such as shift registers and accumulators. As a typical sequential machine, a schematic layout for an optical binary temporal integrator is presented. Finally, a suggested experimental configuration for an optical master-slave flip-flop array is given.

Fatehi, M. T.↗