Search NASA⌕ Search

SEARCH · Search NASA

Results for “Microprocessor”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 469 records · Page 26
All sourcesNASA NTRSDOE OSTI
NASA NTRS1979

A Demonstration Advanced Avionics System for general aviation

A program initiated within NASA has emphasized the use of a data bus, microprocessors, electronic displays and data entry devices for general aviation. A Demonstration Advanced Avionics System (DAAS) capable of evaluating critical and promising elements of an integrating system that will perform the functions of (1) automated guidance and navigation; (2) flight planning; (3) weight and balance performance computations; (4) monitoring and warning; and (5) storage of normal and emergency check lists and operational limitations is described. Consideration is given to two major parts of the DAAS instrument panel: the integrated data control center and an electronic horizontal situation indicator, and to the system architecture. The system is to be installed in the Ames Research Center's Cessna 402B in the latter part of 1980; engineering flight testing will begin in the first part of 1981.

Denery, D. G.↗
NASA NTRS1979

Pioneer Venus large probe neutral mass spectrometer

The Pioneer Venus large probe neutral mass spectrometer (LNMS) uses a single focusing magnetic sector field mass analyzer with mass range of 1-208 amu, resolution sufficient to separate the mercury isotopes, and sensitivity sufficient to detect minor constituents in the 1 ppm range relative to the CO2 in the Venus atmosphere. A combination of ion and chemical pumping is used to maintain a vacuum in the mass analyzer and to remove the atmosphere gases which enter the ion source chamber through a special leak. A microprocessor controls the operation of the instrument through a highly efficient peak stepping and data compression program, permitting acquisition of a complete mass spectrum roughly once each minute.

Hoffman, J. H.↗
NASA NTRS1979

A 1.2 meter balloon-borne telescope for a submillimeter wave sky survey

A balloon-borne, 1.2 meter Cassegrain telescope designed for diffraction-limited imagery at 100 microns is being developed for a survey of the Galactic plane at submillimeter wavelengths. The telescope pointing system is servocontrolled using a gyroscope for the primary stabilization reference. Extensive use is made of microprocessors for flight sequencing, pointing control and stabilization, and telemetry formatting. A description of the telescope, helium-cooled detectors, and the orientation subsystems are presented together with a brief discussion of the proposed astronomical observations.

Silverberg, R. F.↗
NASA NTRS1978

Exploring team avionics systems by simulation

Configurations of software and hardware in a no-critical-element team architecture are under study for future general aviation aircraft avionics. The team integrated avionics system, based on microprocessors, can monitor and partially interpret all flight instrument data, engine parameters, and navigation information faster than a human pilot. Simulation programs based on an event-oriented simulation language are being used to design team architectures.

Brent, G. A.↗
NASA NTRS1979

Microcomputer programming skills

Some differences in skill and techniques required for conversion from programmer to microprogrammer are discussed. The primary things with which the programmer should work are hardware architecture, hardware/software trade off, and interfacing. The biggest differences, however, will stem from the differences in applications than from differences in machine size. The change to real-time programming is the most important of these differences, particularly on dedicated microprocessors. Another primary change is programming with a more computer-naive user in mind, and dealing with his limitations and expectations.

Barth, C. W.↗
NASA NTRS1978

NASA NR hydrogen maser

The Johns Hopkins University, Applied Physics Laboratory, under contract to NASA/Goddard Space Flight Center, is engineering a new generation of field operable hydrogen masers (NR) based on prior NASA NP and NX designs. These units incorporate improvements in magnetic shielding, lower noise electronics, better thermal control and have a microprocessor for operation, monitoring and diagnostic functions. They are ruggedly built for transportability and ease of service anywhere in the world.

Rueger, L. J.↗
NASA NTRS1979

Implementing a bubble memory hierarchy system

This paper reports on implementation of a magnetic bubble memory in a two-level hierarchial system. The hierarchy used a major-minor loop device and RAM under microprocessor control. Dynamic memory addressing, dual bus primary memory, and hardware data modification detection are incorporated in the system to minimize access time. It is the objective of the system to incorporate the advantages of bipolar memory with that of bubble domain memory to provide a smart, optimal memory system which is easy to interface and independent of user's system.

Segura, R.↗
NASA NTRS1979

A high performance microcomputer for space applications

This paper presents a description of a high-performance single board LSI microprocessor (the ATAC-16MS), which forms the core of the attitude and articulation control system of the Galileo spacecraft. The requirements of high speed, low power (20 watts), high reliability and radiation immunity are discussed in terms of the resulting implementation and trade-offs. The problems involved in the transition of a currently operational, fully-militarized processor into a space-qualified processor are summarized. System considerations for the effective use of the ATAC-16MS are also discussed, including the dual block-redundant architecture, the selective application of power for fault isolation and the trade-offs between low power dissipation and high performance of the peripheral circuitry for space applications.

Jack, L.↗
NASA NTRS1980

Energy-saving thermostat

Thermostat for two-stage heating system adjusts turn-on time and thermostat setpoint so that reserve resistance electrical heaters are not activated in morning warm up. Thermostat monitors outside temperature and turns on heat earlier in cold weather so that room will be at desired temperature by specified time. Mechanical, electrical, electronic, pneumatic, or microprocessor versions of device are possible. Correctional factors can be included where second-stage operation is more cost-effective than prolonged first-stage operation.

Jensen, R. N.↗
NASA NTRS1980

Controller for solar-energy systems

Report describes operation and testing of computerized control unit for solar-heating and cooling systems. Unit includes electronics and 'plumbing'. Components are modular. Microprocessor with ROM and RAM operates fans, pumps, and valves, and retains selected data for 32 hours.

Hankins, J. D.↗
NASA NTRS1980

Final report on development of a programable controller

Microprocessor-based controller for solar-heating and cooling systems is described in report. Analog data from flow sensors, temperature sensors, and other devices are accepted by programable controller. It also receives digital input from relays and switches. Report describes background of development program. It also summarizes operation, performance, and applications of controller.

Hankins, J. D.↗
NASA NTRS1981

Simple JFET oscillator

Device used in mixers, modulators, and function generators provides stable sine-wave signal compatible with both integrated circuits and discrete-component assemblies. Oscillator's frequency is tunable over narrow band about design value. Frequency range, stability, linearity, and low power drain of device are suited to communications receivers and transmitters and digital microprocessors, computers, and displays. Circuit simplicity allows for easy monolithic construction.

Kleinberg, L. L.↗
NASA NTRS1981

Imager displays free fall in stop action

Microprocessor-controlled imaging system displays sequence of "frozen" images of free-falling object, using video cameras positioned along fall. Strobe lights flash as object passes each camera's viewfield. Sequence stored on video disk and displayed on television monitor is stop-action record of fall dynamics. With modification, system monitiors other high speed phenomena.

Frazer, R. E.↗
NASA NTRS1979

TMS communications hardware. Volume 2: Bus interface unit

A prototype coaxial cable bus communication system used in the Trend Monitoring System to interconnect intelligent graphics terminals to a host minicomputer is described. The terminals and host are connected to the bus through a microprocessor-based RF modem termed a Bus Interface Unit (BIU). The BIU hardware and the Carrier Sense Multiple Access Listen-While-Talk protocol used on the network are described.

Brown, J. S.↗
NASA NTRS1979

TMS communications software. Volume 2: Bus interface unit

A data bus communication system to support the space shuttle's Trend Monitoring System (TMS) and to provide a basis for evaluation of the bus concept is described. Installation of the system included developing both hardware and software interfaces between the bus and the specific TMS computers and terminals. The software written for the microprocessor-based bus interface units is described. The software implements both the general bus communications protocol and also the specific interface protocols for the TMS computers and terminals.

Gregor, P. J.↗
NASA NTRS1980

An initial assessment of the performance achieved by the Seasat-1 radar altimeter

The results of an initial on-orbit engineering assessment of the performance achieved by the radar altimeter system flown on SEASAT-1 are presented. Additionally, the general design characteristics of this system are discussed and illustrations of altimeter data product are provided. The instrument consists of a 13.5 GHz monostatic radar system that tracks in range only using a one meter parabolic antenna pointed at the satellite nadir. Two of its unique features are a linear FM transmitter with 320 MHz bandwidth which yields a 3.125 nanosecond time delay resolution, and microprocessor implemented closed loop range tracking, automatic gain control (AGC), and real time estimation of significant wave height (SWH). Results presented show that the altimeter generally performed in accordance with its orginal performance requirments of measuring altitude to a precision of less the 10 cm RMS, significant wave height to an accuracy of + or - 0.5 m or 10%, whichever is greater, and ocean backscatter coefficient to an accuracy of + or - 1 db, all over an SWH range of 1 to 20 meters.

Townsend, W. F.↗
NASA NTRS1978

Designing low cost receivers for general aviation users

Approaches to the design of a low cost receiver which meets all IFR requirements for 2D area navigation are discussed. These include: (1) using current technology with a minimum of specialized LSI, a minimum of circuit complexity, and minimal use of critical components; (2) emphasized microprocessor technology; and (3) a special analog/digital chip fabrication. A low cost GPS receiver configuration with a single sequencing tracking channel is examined. Problem areas are indicated.

Natali, F. D.↗
NASA NTRS1980

A polymorphic reconfigurable emulator for parallel simulation

Microprocessor and arithmetic support chip technology was applied to the design of a reconfigurable emulator for real time flight simulation. The system developed consists of master control system to perform all man machine interactions and to configure the hardware to emulate a given aircraft, and numerous slave compute modules (SCM) which comprise the parallel computational units. It is shown that all parts of the state equations can be worked on simultaneously but that the algebraic equations cannot (unless they are slowly varying). Attempts to obtain algorithms that will allow parellel updates are reported. The word length and step size to be used in the SCM's is determined and the architecture of the hardware and software is described.

Parrish, E. A., Jr.↗