Search NASA⌕ Search

SEARCH · Search NASA

Results for “Integrated Applications”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 487 records · Page 27
All sourcesNASA NTRSDOE OSTI
NASA NTRS2005

Integrated low power digital gyro control electronics

Embodiments of the invention generally encompass a digital, application specific integrated circuit (ASIC) has been designed to perform excitation of a selected mode within a vibratory rate gyroscope, damping, or force-rebalance, of other modes within the sensor, and signal demodulation of the in-phase and quadrature components of the signal containing the angular rate information. The ASIC filters dedicated to each channel may be individually programmed to accommodate different rate sensor designs/technology or variations within the same class of sensors. The ASIC architecture employs a low-power design, making the ASIC, particularly suitable for use in power-sensitive applications.

M'Closkey, Robert↗
NASA NTRS2003

VLSI design of turbo decoder for integrated communication system on a chip applications

A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as satellite communications, wireless LAN, digital TV, cable modem, Digital Video Broadcast (DVB), and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products. The turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watts.

turbo decoder↗
NASA NTRS2000

Developing CORBA-Based Distributed Scientific Applications from Legacy Fortran Programs

Recent progress in distributed object technology has enabled software applications to be developed and deployed easily such that objects or components can work together across the boundaries of the network, different operating systems, and different languages. A distributed object is not necessarily a complete application but rather a reusable, self-contained piece of software that co-operates with other objects in a plug-and-play fashion via a well-defined interface. The Common Object Request Broker Architecture (CORBA), a middleware standard defined by the Object Management Group (OMG), uses the Interface Definition Language (IDL) to specify such an interface for transparent communication between distributed objects. Since IDL can be mapped to any programming language, such as C++, Java, Smalltalk, etc., existing applications can be integrated into a new application and hence the tasks of code re-writing and software maintenance can be reduced. Many scientific applications in aerodynamics and solid mechanics are written in Fortran. Refitting these legacy Fortran codes with CORBA objects can increase the codes reusability. For example, scientists could link their scientific applications to vintage Fortran programs such as Partial Differential Equation(PDE) solvers in a plug-and-play fashion. Unfortunately, CORBA IDL to Fortran mapping has not been proposed and there seems to be no direct method of generating CORBA objects from Fortran without having to resort to manually writing C/C++ wrappers. In this paper, we present an efficient methodology to integrate Fortran legacy programs into a distributed object framework. Issues and strategies regarding the conversion and decomposition of Fortran codes into CORBA objects are discussed. The following diagram shows the conversion and decomposition mechanism we proposed. Our goal is to keep the Fortran codes unmodified. The conversion- aided tool takes the Fortran application program as input and helps programmers generate C/C++ header file and IDL file for wrapping the Fortran code. Programmers need to determine by themselves how to decompose the legacy application into several reusable components based on the cohesion and coupling factors among the functions and subroutines. However, programming effort still can be greatly reduced because function headings and types have been converted to C++ and IDL styles. Most Fortran applications use the COMMON block to facilitate the transfer of large amount of variables among several functions. The COMMON block plays the similar role of global variables used in C. In the CORBA-compliant programming environment, global variables can not be used to pass values between objects. One approach to dealing with this problem is to put the COMMON variables into the parameter list. We do not adopt this approach because it requires modification of the Fortran source code which violates our design consideration. Our approach is to extract the COMMON blocks and convert them into a structure-typed attribute in C++. Through attributes, each component can initialize the variables and return the computation result back to the client. We have tested successfully the proposed conversion methodology based on the f2c converter. Since f2c only translates Fortran to C, we still needed to edit the converted code to meet the C++ and IDL syntax. For example, C++/IDL requires a tag in the structure type, while C does not. In this paper, we identify the necessary changes to the f2c converter in order to directly generate the C++ header and the IDL file. Our future work is to add GUI interface to ease the decomposition task by simply dragging and dropping icons.

Sang, Janche↗
NASA NTRS2010

Integrity Monitoring of Mercury Discharge Lamps

Mercury discharge lamps are critical in many trapped ion frequency standard applications. An integrity monitoring system can be implemented using end-of-life signatures observed in operational mercury discharge lamps, making it possible to forecast imminent failure and to take action to mitigate the consequences (such as switching to a redundant system). Mercury lamps are used as a source of 194-nm ultraviolet radiation for optical pumping and state selection of mercury trapped ion frequency standards. Lamps are typically fabricated using 202Hg distilled into high-purity quartz, or other 194-nm transmitting material (e.g., sapphire). A buffer gas is also placed into the bulb, typically a noble gas such as argon, neon, or krypton. The bulbs are driven by strong RF fields oscillating at .200 MHz. The lamp output may age over time by two internal mechanisms: (1) the darkening of the bulb that attenuates light transmission and (2) the loss of mercury due to migration or chemical interactions with the bulb surface. During fabrication, excess mercury is placed into a bulb, so that the loss rate is compensated with new mercury emanating from a cool tip or adjacent reservoir. The light output is nearly constant or varies slightly at a constant rate for many months/years until the mercury source is depleted. At this point, the vapor pressure abruptly falls and the total light output and atomic clock SNR (signal-to-noise ratio) decrease. After several days to weeks, the light levels decrease to a point where the atomic clock SNR is no longer sufficient to stay in lock, or the lamp self-extinguishes. This signature has been observed in four separate end-of-life lamp failures while operating in the Deep Space Network (DSN). A simple integrator circuit can observe and document steady-state lamp behavior. When the light levels drop over a predetermined time interval by a specified amount (e.g., 20 percent), an alarm is set. For critical operational applications, such as the DSN or in space flight, this warning provides notice that a failure may be imminent, and for operators or control algorithm to take action.

Tjoelker, Robert L.↗
NASA NTRS2002

Managing MDO Software Development Projects

Over the past decade, the NASA Langley Research Center developed a series of 'grand challenge' applications demonstrating the use of parallel and distributed computation and multidisciplinary design optimization. All but the last of these applications were focused on the high-speed civil transport vehicle; the final application focused on reusable launch vehicles. Teams of discipline experts developed these multidisciplinary applications by integrating legacy engineering analysis codes. As teams became larger and the application development became more complex with increasing levels of fidelity and numbers of disciplines, the need for applying software engineering practices became evident. This paper briefly introduces the application projects and then describes the approaches taken in project management and software engineering for each project; lessons learned are highlighted.

Townsend, J. C.↗
NASA NTRS2004

Parallel-Processing Equalizers for Multi-Gbps Communications

Architectures have been proposed for the design of frequency-domain least-mean-square complex equalizers that would be integral parts of parallel- processing digital receivers of multi-gigahertz radio signals and other quadrature-phase-shift-keying (QPSK) or 16-quadrature-amplitude-modulation (16-QAM) of data signals at rates of multiple gigabits per second. Equalizers as used here denotes receiver subsystems that compensate for distortions in the phase and frequency responses of the broad-band radio-frequency channels typically used to convey such signals. The proposed architectures are suitable for realization in very-large-scale integrated (VLSI) circuitry and, in particular, complementary metal oxide semiconductor (CMOS) application- specific integrated circuits (ASICs) operating at frequencies lower than modulation symbol rates. A digital receiver of the type to which the proposed architecture applies (see Figure 1) would include an analog-to-digital converter (A/D) operating at a rate, fs, of 4 samples per symbol period. To obtain the high speed necessary for sampling, the A/D and a 1:16 demultiplexer immediately following it would be constructed as GaAs integrated circuits. The parallel-processing circuitry downstream of the demultiplexer, including a demodulator followed by an equalizer, would operate at a rate of only fs/16 (in other words, at 1/4 of the symbol rate). The output from the equalizer would be four parallel streams of in-phase (I) and quadrature (Q) samples.

Gray, Andrew↗
NASA NTRS2005

Design for ASIC reliability for low-temperature applications

In this paper, we present a methodology to design for reliability for low temperature applications without requiring process improvement. The developed hot carrier aging lifetime projection model takes into account both the transistor substrate current profile and temperature profile to determine the minimum transistor size needed in order to meet reliability requirements. The methodology is applicable for automotive, military, and space applications, where there can be varying temperature ranges. A case study utilizing this methodology is given to design for reliability into a custom application-specific integrated circuit (ASIC) for a Mars exploration mission.

reliability↗
NASA NTRS1990

Eigensensitivity in integrated design

An application of eigensensitivity analysis to the control-structure integrated design process is presented with an emphasis placed on computational efficiency improvement of the overall design optimization process. The computational efficiency of eigenvalue/vector sensitivity analysis is demonstrated using the Earth Pointing Satellite in the context of a control-structure integrated design program. Results for a 2 percent design variable perturbation with and without the effects of the actuator mass show a 42 and 52 percent reduction in CPU time, respectively.

Kenny, Sean P.↗
NASA NTRS2010

Joining and Integration of Silicon Carbide for Turbine Engine Applications

The critical need for ceramic joining and integration technologies is becoming better appreciated as the maturity level increases for turbine engine components fabricated from ceramic and ceramic matrix composite materials. Ceramic components offer higher operating temperatures and reduced cooling requirements. This translates into higher efficiencies and lower emissions. For fabricating complex shapes, diffusion bonding of silicon carbide (SiC) to SiC is being developed. For the integration of ceramic parts to the surrounding metallic engine system, brazing of SiC to metals is being developed. Overcoming the chemical, thermal, and mechanical incompatibilities between dissimilar materials is very challenging. This presentation will discuss the types of ceramic components being developed by researchers and industry and the benefits of using ceramic components. Also, the development of strong, crack-free, stable bonds will be discussed. The challenges and progress in developing joining and integration approaches for a specific application, i.e. a SiC injector, will be presented.

Halbig, Michael C.↗
DOE OSTI2020

Consistent Space Runtime (CSPACER) v1.0

This software provides a runtime for communication-bound applications, especially with irregular communication patterns. The target programming abstraction for the runtime is the space consistency model, which defines consistency guarantees at the granularity of memory spaces. This model has relaxed consistency semantics that enables a wide range of runtime optimizations. The runtime leverages threading to accelerate communication primitives, especially collective operations. It also allows efficient pipelining of communication operations and enable constructing a consistent state of multiple unordered communication activities targeting a memory space. The runtime uses a reduced API design that decomposes complex communication primitives in traditional general-purpose runtime into a sequence of simpler steps. To improve the productivity of using this runtime, we provide communication patterns commonly used for regular scientific computing applications and irregular data analytics. These communication patterns offer skeletons for the integration with application computation to allow efficient overlap.

Ibrahim, Khaled↗
NASA NTRS2014

NASA's Advanced Environmental Barrier Coatings Development for SiC/SiC Ceramic Matrix Composites: Understanding Calcium Magnesium Alumino-Silicate (CMAS) Degradations and Resistance

Environmental barrier coatings (EBCs) and SiCSiC ceramic matrix composites (CMCs) systems will play a crucial role in next generation turbine engines for hot-section component applications because of their ability to significantly increase engine operating temperatures with improved efficiency, reduce engine weight and cooling requirements. The development of prime-reliant environmental barrier coatings is essential to the viability and reliability of the envisioned CMC engine component applications, ensuring integrated EBC-CMC system durability and designs are achievable for successful applications of the game-changing component technologies and lifing methodologies.This paper will emphasize recent NASA environmental barrier coating developments for SiCSiC turbine airfoil components, utilizing advanced coating compositions, state-of-the-art processing methods, and combined mechanical and environment testing and durability evaluations. The coating-CMC degradations in the engine fatigue-creep and operating environments are particularly complex; one of the important coating development aspects is to better understand engine environmental interactions and coating life debits, and we have particularly addressed the effect of Calcium-Magnesium-Alumino-Silicate (CMAS) from road sand or volcano-ash deposits on the durability of the environmental barrier coating systems, and how the temperature capability, stability and cyclic life of the candidate rare earth oxide and silicate coating systems will be impacted in the presence of the CMAS at high temperatures and under simulated heat flux conditions. Advanced environmental barrier coating systems, including HfO2-Si with rare earth dopant based bond coat systems, will be discussed for the performance improvements to achieve better temperature capability and CMAS resistance for future engine operating conditions.

Environmental barrier coatings↗
DOE OSTI2022

Evaluation of Heat Exchanger Technology for Integrated Energy System: Methodology and Preliminary Application

This report proposes a novel heat exchanger evaluation method, based on integrated QFD-AHP technique, to support strategic optimal selection of heat exchanger (HX) technology for integrated energy systems. The term “optimal selection” is defined as selecting a product (i.e., HX) that best meets various aspects of end user demand, including both technical and economic requirements. Compared to previous HX evaluation methods, the proposed approach allows decision makers to explicitly take into account the practical demand of customers (i.e., HX end users) which may vary depending on the HX application target. In addition, the proposed evaluation method can be used not only for high-level decisions to select HX type, but also for low-level decisions such as the selection of the key components including HX material or heat transfer fluid. The focus of this study is to describe the new HX evaluation method and to illustrate the overall HX evaluation and selection processes using the three nuclear heat application cases that represent the thermal integration between advanced nuclear reactors and industrial processes. As a preliminary study, three different types of HX, i.e., shell-and-tube heat exchanger, printed circuit heat exchanger, and heat pipe heat exchanger, were compared.

42 ENGINEERING↗
DOE OSTI2025

hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware

We present hls4ml, a free and open-source platform that translates machine learning (ML) models from modern deep learning frameworks into high-level synthesis (HLS) code that can be integrated into full designs for field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs). With its flexible and modular design, hls4ml supports a large number of deep learning frameworks and can target HLS compilers from several vendors, including Vitis HLS, Intel oneAPI and Catapult HLS. Together with a wider eco-system for software-hardware co-design, hls4ml has enabled the acceleration of ML inference in a wide range of commercial and scientific applications where low latency, resource usage, and power consumption are critical. In this paper, we describe the structure and functionality of the hls4ml platform. The overarching design considerations for the generated HLS code are discussed, together with selected performance results.

FOS: Computer and information sciences↗
DOE OSTI2025

hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware

We present hls4ml, a free and open-source platform that translates machine learning (ML) models from modern deep learning frameworks into high-level synthesis (HLS) code that can be integrated into full designs for field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs). With its flexible and modular design, hls4ml supports a large number of deep learning frameworks and can target HLS compilers from several vendors, including Vitis HLS, Intel oneAPI and Catapult HLS. Together with a wider eco-system for software-hardware co-design, hls4ml has enabled the acceleration of ML inference in a wide range of commercial and scientific applications where low latency, resource usage, and power consumption are critical. In this paper, we describe the structure and functionality of the hls4ml platform. The overarching design considerations for the generated HLS code are discussed, together with selected performance results.

Schulte, Jan-Frederik [Purdue U.] (ORCID:000000034↗
NASA NTRS2001

Novel Low Loss Wide-Band Multi-Port Integrated Circuit Technology for RF/Microwave Applications

In this paper, novel low loss, wide-band coplanar stripline technology for radio frequency (RF)/microwave integrated circuits is demonstrated on high resistivity silicon wafer. In particular, the fabrication process for the deposition of spin-on-glass (SOG) as a dielectric layer, the etching of microvias for the vertical interconnects, the design methodology for the multiport circuits and their measured/simulated characteristics are graphically illustrated. The study shows that circuits with very low loss, large bandwidth, and compact size are feasible using this technology. This multilayer planar technology has potential to significantly enhance RF/microwave IC performance when combined with semi-conductor devices and microelectromechanical systems (MEMS).

Simons, Rainee N.↗