Addressable time division data system
Design considerations of central programmer, common address, and data return bus
TELEMETRY↗
SEARCH · Search NASA
Results for “Common bus”
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Space-based test-bed concept
The space test-bed (STB) conceptual design proposed as a basis for the long-term experimental development of advanced spacecraft bus technology with minimum technological risk consists of a main spacecraft bus, whose subsystems furnish the common support functions for the entire facility, and attachable/detachable experimental pallets. The STB design requires only modest enhancements of current systems and techniques, with many off-the-shelf components. The economics of the STB are presently emphasized.
Gartrell, Charles F.↗
System design of the Pioneer Venus spacecraft. Volume 9: Attitude control/mechanisms subsystems studies
The Pioneer Venus mission study was conducted for a probe spacecraft and an orbiter spacecraft to be launched by either a Thor/Delta or an Atlas/Centaur launch vehicle. Both spacecraft are spin stabilized. The spin speed is controlled by ground commands to as low as 5 rpm for science instrument scanning on the orbiter and as high as 71 rpm for small probes released from the probe bus. A major objective in the design of the attitude control and mechanism subsystem (ACMS) was to provide, in the interest of costs, maximum commonality of the elements between the probe bus and orbiter spacecraft configurations. This design study was made considering the use of either launch vehicle. The basic functional requirements of the ACMS are derived from spin axis pointing and spin speed control requirements implicit in the acquisition, cruise, encounter and orbital phases of the Pioneer Venus missions.
Neil, A. L.↗
NEXUS Scalable and Distributed Next-Generation Avionics Bus for Space Missions
A paper discusses NEXUS, a common, next-generation avionics interconnect that is transparently compatible with wired, fiber-optic, and RF physical layers; provides a flexible, scalable, packet switched topology; is fault-tolerant with sub-microsecond detection/recovery latency; has scalable bandwidth from 1 Kbps to 10 Gbps; has guaranteed real-time determinism with sub-microsecond latency/jitter; has built-in testability; features low power consumption (< 100 mW per Gbps); is lightweight with about a 5,000-logic-gate footprint; and is implemented in a small Bus Interface Unit (BIU) with reconfigurable back-end providing interface to legacy subsystems. NEXUS enhances a commercial interconnect standard, Serial RapidIO, to meet avionics interconnect requirements without breaking the standard. This unified interconnect technology can be used to meet performance, power, size, and reliability requirements of all ranges of equipment, sensors, and actuators at chip-to-chip, board-to-board, or box-to-box boundary. Early results from in-house modeling activity of Serial RapidIO using VisualSim indicate that the use of a switched, high-performance avionics network will provide a quantum leap in spacecraft onboard science and autonomy capability for science and exploration missions.
He, Yutao↗
Arrays of Miniature Microphones for Aeroacoustic Testing
A phased-array system comprised of custom-made and commercially available microelectromechanical system (MEMS) silicon microphones and custom ancillary hardware has been developed for use in aeroacoustic testing in hard-walled and acoustically treated wind tunnels. Recent advances in the areas of multi-channel signal processing and beam forming have driven the construction of phased arrays containing ever-greater numbers of microphones. Traditional obstacles to this trend have been posed by (1) the high costs of conventional condenser microphones, associated cabling, and support electronics and (2) the difficulty of mounting conventional microphones in the precise locations required for high-density arrays. The present development overcomes these obstacles. One of the hallmarks of the new system is a series of fabricated platforms on which multiple microphones can be mounted. These mounting platforms, consisting of flexible polyimide circuit-board material (see left side of figure), include all the necessary microphone power and signal interconnects. A single bus line connects all microphones to a common power supply, while the signal lines terminate in one or more data buses on the sides of the circuit board. To minimize cross talk between array channels, ground lines are interposed as shields between all the data bus signal lines. The MEMS microphones are electrically connected to the boards via solder pads that are built into the printed wiring. These flexible circuit boards share many characteristics with their traditional rigid counterparts, but can be manufactured much thinner, as small as 0.1 millimeter, and much lighter with boards weighing as much as 75 percent less than traditional rigid ones. For a typical hard-walled wind-tunnel installation, the flexible printed-circuit board is bonded to the tunnel wall and covered with a face sheet that contains precise cutouts for the microphones. Once the face sheet is mounted, a smooth surface is established over the entire array due to the flush mounting of all microphones (see right side of figure). The face sheet is made from a continuous glass-woven-fabric base impregnated with an epoxy resin binder. This material offers a combination of high mechanical strength and low dielectric loss, making it suitable for withstanding the harsh test section environment present in many wind tunnels, while at the same time protecting the underlying polyimide board. Customized signal-conditioning hardware consisting of line drivers and antialiasing filters are coupled with the array. The line drivers are constructed using low-supply-current, high-gain-bandwidth operational amplifiers designed to transmit the microphone signals several dozen feet from the array to external acquisition hardware. The anti-alias filters consist of individual Chebyshev low-pass filters (one for each microphone channel) housed on small printed-circuit boards mounted on one or more motherboards. The mother/daughter board design results in a modular system, which is easy to debug and service and which enables the filter characteristics to be changed by swapping daughter boards with ones containing different filter parameters. The filter outputs are passed to commercially- available acquisition hardware to digitize and store the conditioned microphone signals. Wind-tunnel testing of the new MEMS microphone polyimide mounting system shows that the array performance is comparable to that of traditional arrays, but with significantly less cost of construction.
Shams, Qamar A.↗
Compact, Low-Overhead, MIL-STD-1553B Controller
A compact and flexible controller has been developed to provide MIL-STD- 1553B Remote Terminal (RT) communications and supporting and related functions with minimal demand on the resources of the system in which the controller is to be installed. (MIL-STD-1553B is a military standard that encompasses a method of communication and electrical-interface requirements for digital electronic subsystems connected to a data bus. MIL-STD-1553B is commonly used in defense and space applications.) Many other MIL-STD-1553B RT controllers are complicated, and to enable them to function, it is necessary to provide software and to use such ancillary separate hardware devices as microprocessors and dual-port memories. The present controller functions without need for software and any ancillary hardware. In addition, it contains a flexible system interface and extensive support hardware while including on-chip error-checking and diagnostic support circuitry. This controller is implemented within part of a modern field-programmable gate array.
Katz, Richard↗
Compact, Reliable EEPROM Controller
A compact, reliable controller for an electrically erasable, programmable read-only memory (EEPROM) has been developed specifically for a space-flight application. The design may be adaptable to other applications in which there are requirements for reliability in general and, in particular, for prevention of inadvertent writing of data in EEPROM cells. Inadvertent writes pose risks of loss of reliability in the original space-flight application and could pose such risks in other applications. Prior EEPROM controllers are large and complex and do not provide all reasonable protections (in many cases, few or no protections) against inadvertent writes. In contrast, the present controller provides several layers of protection against inadvertent writes. The controller also incorporates a write-time monitor, enabling determination of trends in the performance of an EEPROM through all phases of testing. The controller has been designed as an integral subsystem of a system that includes not only the controller and the controlled EEPROM aboard a spacecraft but also computers in a ground control station, relatively simple onboard support circuitry, and an onboard communication subsystem that utilizes the MIL-STD-1553B protocol. (MIL-STD-1553B is a military standard that encompasses a method of communication and electrical-interface requirements for digital electronic subsystems connected to a data bus. MIL-STD- 1553B is commonly used in defense and space applications.) The intent was to both maximize reliability while minimizing the size and complexity of onboard circuitry. In operation, control of the EEPROM is effected via the ground computers, the MIL-STD-1553B communication subsystem, and the onboard support circuitry, all of which, in combination, provide the multiple layers of protection against inadvertent writes. There is no controller software, unlike in many prior EEPROM controllers; software can be a major contributor to unreliability, particularly in fault situations such as the loss of power or brownouts. Protection is also provided by a powermonitoring circuit.
Katz, Richard↗
Mars Sample Return and Flight Test of a Small Bimodal Nuclear Rocket and ISRU Plant
A combined Nuclear Thermal Rocket (NTR) flight test and Mars Sample Return mission (MSR) is explored as a means of "jump-starting" NTR development. Development of a small-scale engine with relevant fuel and performance could more affordably and quickly "pathfind" the way to larger scale engines. A flight test with subsequent inflight postirradiation evaluation may also be more affordable and expedient compared to ground testing and associated facilities and approvals. Mission trades and a reference scenario based upon a single expendable launch vehicle (ELV) are discussed. A novel "single stack" spacecraft/lander/ascent vehicle concept is described configured around a "top-mounted" downward firing NTR, reusable common tank, and "bottom-mount" bus, payload and landing gear. Requirements for a hypothetical NTR engine are described that would be capable of direct thermal propulsion with either hydrogen or methane propellant, and modest electrical power generation during cruise and Mars surface insitu resource utilization (ISRU) propellant production.
George, Jeffrey A.↗
Atmospheric entry probes for outer planet exploration. Outer planet entry probe technical summary
The use of unmanned space probes for investigating the conditions existing on and around the outer planets of the solar system is discussed. The subjects included in the report are: (1) the design of a common entry probe for outer planet missions, (2) the significant trades related to the development of a common probe design, (3) the impact of bus selection on probe design, (4) the impact of probe requirements on bus modifications, and (5) the key technology elements recommended for advanced development. Drawings and illustrations of typical probes are included to show the components and systems used in the space probes.
Source record↗
Pioneer Venus orbiter
The orbiter mission of the Pioneer Venus probe is discussed. In accordance with the low-cost Pioneer Venus concept, NASA intends to use the same basic spacecraft, known as the bus, for the execution of the two missions. The bus will be equipped with all of the subsystems common to the probe and orbiter missions (for example, thermal control, solar cells and power supply, attitude measurement and control, telemetry and communication electronics, and auxiliary propulsion unit). For the 1977 mission, the bus will be equipped with the large and small probes and a special antenna system. For the orbiter mission, the bus will be equipped with a retro-propulsion motor and a high-gain antenna. A diagram of the system envisaged is shown.
Source record↗
Per-Phase Control for CHB Converters with Negative-Sequence Current and DC Voltage Balancing Control
This paper presents a per-phase controller for a grid-connected Cascaded H-Bridge (CHB) converter featuring negative sequence current regulation and DC bus voltage balancing capabilities. Unlike conventional three-phase controllers, each phase of the CHB can be separately and controlled to regulate the DC voltage and reactive power flow. per-phase negative sequence current control strategy is incorporated into the proposed controller to ensure compliance with IEEE Standard 2800-2022, which requires the absorption of negative-sequence reactive current during grid voltage disturbances. Furthermore, a feed-forward control-based DC bus voltage balancing method is employed, which eliminates the need for the integrator commonly used in traditional approaches. The performance of the proposed controller is validated under various unbalanced grid scenarios and DC bus voltage imbalances through electromagnetic transient (EMT) simulation using a three-phase, three-level grid-connected CHB–Dual Active Bridge (DAB) converter testbed developed on MATLAB/Simulink. Additionally, the performance of the negative-sequence current regulation is investigated through simulation under different unbalanced grid voltage scenarios.
negative sequence current↗
Improved Design and Fabrication of Hydrated-Salt Pills
A high-performance design, and fabrication and growth processes to implement the design, have been devised for encapsulating a hydrated salt in a container that both protects the salt and provides thermal conductance between the salt and the environment surrounding the container. The unitary salt/container structure is known in the art as a salt pill. In the original application of the present design and processes, the salt is, more specifically, a hydrated paramagnetic salt, for use as a refrigerant in a very-low-temperature adiabatic demagnetization refrigerator (ADR). The design and process can also be applied, with modifications, to other hydrated salts. Hydrated paramagnetic salts have long been used in ADRs because they have the desired magnetic properties at low temperatures. They also have some properties, disadvantageous for ADRs, that dictate the kind of enclosures in which they must be housed: Being hydrated, they lose water if exposed to less than 100-percent relative humidity. Because any dehydration compromises their magnetic properties, salts used in ADRs must be sealed in hermetic containers. Because they have relatively poor thermal conductivities in the temperature range of interest (<0.1 K), integral thermal buses are needed as means of efficiently transferring heat to and from the salts during refrigeration cycles. A thermal bus is typically made from a high-thermal-conductivity met al (such as copper or gold), and the salt is configured to make intimate thermal contact with the metal. Commonly in current practice (and in the present design), the thermal bus includes a matrix of wires or rods, and the salt is grown onto this matrix. The density and spacing of the conductors depend on the heat fluxes that must be accommodated during operation.
Shirron, Peter J.↗
NASA ACTS Multibeam Antenna (MBA) System
The design of the Advanced Communications Technology Satellite MBA system, which provides both spot beam and scanning beam coverage to both high and low burst rates data-users is examined. The MBA consists of receive and transmit antennas installed on a common precision mounting platform that is integrated to the bus through three flexures; a lightweight system with low thermal distortion is obtained by using composite materials for the MBA structures. The RF design, which is a Cassegrain reflector with a large equivalent focal length/aperture size, is described. Consideration is given to the position of the feed in order to minimize scan loss and sidelobe levels, the size of the subreflector in order to minimize feed spillover, and antenna performance degradation caused by reflector surface distortion. Breadbroad model test result reveal that the maximum sidelobe level outside the 2.5 HPBW region is -30 dB or lower relative to the power.
Choung, Youn H.↗
A highly reliable, high performance open avionics architecture for real time Nap-of-the-Earth operations
An Army Fault Tolerant Architecture (AFTA) has been developed to meet real-time fault tolerant processing requirements of future Army applications. AFTA is the enabling technology that will allow the Army to configure existing processors and other hardware to provide high throughput and ultrahigh reliability necessary for TF/TA/NOE flight control and other advanced Army applications. A comprehensive conceptual study of AFTA has been completed that addresses a wide range of issues including requirements, architecture, hardware, software, testability, producibility, analytical models, validation and verification, common mode faults, VHDL, and a fault tolerant data bus. A Brassboard AFTA for demonstration and validation has been fabricated, and two operating systems and a flight-critical Army application have been ported to it. Detailed performance measurements have been made of fault tolerance and operating system overheads while AFTA was executing the flight application in the presence of faults.
Harper, Richard E.↗
X2000 Flight Missions Utilizing Common Modular Components
A software and hardware architecture was developed for the X2000 bus that is modular, scaleable, and upgradable. It will enable the procurement of highly capable, low mass flight systems that can perform the mission set at a low recurring cost for the X2000 bus or components of the bus that are used for each mission
Flight↗
Networked Microgrids Optimization
This project is mainly about the operation optimization of three networked microgrids (MG), including centralized optimization and distributed optimization. The alternating direction method of multipliers (ADMM) algorithm is used for distributed optimization. In the distribution network considered here, there is a Distribution Management system (DMS) as the system coordinator and several networked microgrids. In grid-connected mode, power could be imported or exported at the distribution substation bus according to the utility rate, and the exchanged power at point of common coupling (PCC) of any microgrid has a limitation. In islanded mode, the power imports/exports at the distribution substation are zero. In both grid-connected and islanded mode, the distribution substation is taken as a slack bus with fixed voltage magnitude.
Chen, Yang [Oak Ridge National Laboratory (ORNL), ↗
Special purpose parallel computer architecture for real-time control and simulation in robotic applications
This is a real-time robotic controller and simulator which is a MIMD-SIMD parallel architecture for interfacing with an external host computer and providing a high degree of parallelism in computations for robotic control and simulation. It includes a host processor for receiving instructions from the external host computer and for transmitting answers to the external host computer. There are a plurality of SIMD microprocessors, each SIMD processor being a SIMD parallel processor capable of exploiting fine grain parallelism and further being able to operate asynchronously to form a MIMD architecture. Each SIMD processor comprises a SIMD architecture capable of performing two matrix-vector operations in parallel while fully exploiting parallelism in each operation. There is a system bus connecting the host processor to the plurality of SIMD microprocessors and a common clock providing a continuous sequence of clock pulses. There is also a ring structure interconnecting the plurality of SIMD microprocessors and connected to the clock for providing the clock pulses to the SIMD microprocessors and for providing a path for the flow of data and instructions between the SIMD microprocessors. The host processor includes logic for controlling the RRCS by interpreting instructions sent by the external host computer, decomposing the instructions into a series of computations to be performed by the SIMD microprocessors, using the system bus to distribute associated data among the SIMD microprocessors, and initiating activity of the SIMD microprocessors to perform the computations on the data by procedure call.
Fijany, Amir↗
Data Transfer for Multiple Sensor Networks Over a Broad Temperature Range
At extreme temperatures, cryogenic and over 300 C, few electronic components are available to support intelligent data transfer over a common, linear combining medium. This innovation allows many sensors to operate on the same wire bus (or on the same airwaves or optical channel: any linearly combining medium), transmitting simultaneously, but individually recoverable at a node in a cooler part of the test area. This innovation has been demonstrated using room-temperature silicon microcircuits as proxy. The microcircuits have analog functionality comparable to componentry designed using silicon carbide. Given a common, linearly combining medium, multiple sending units may transmit information simultaneously. A listening node, using various techniques, can pick out the signal from a single sender, if it has unique qualities, e.g. a voice. The problem being solved is commonly referred to as the cocktail party problem. The human brain uses the cocktail party effect when it is able to recognize and follow a single conversation in a party full of talkers and other noise sources. High-temperature sensors have been used in silicon carbide electronic oscillator circuits. The frequency of the oscillator changes as a function of the changes in the sensed parameter, such as pressure. This change is analogous to changes in the pitch of a person s voice. The output of this oscillator and many others may be superimposed onto a single medium. This medium may be the power lines supplying current to the sensors, a third wire dedicated to data transmission, the airwaves through radio transmission, an optical medium, etc. However, with nothing to distinguish the identities of each source that is, the source separation this system is useless. Using digital electronic functions, unique codes or patterns are created and used to modulate the output of the sensor.
Krasowski, Michael↗