Search NASA⌕ Search

SEARCH · Search NASA

Results for “linear integrated circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 55 records · Page 3

Advanced Components for Spaceborne Infrared Astronomy

Basic improvements in the technology of low noise read-out systems for low background detectors were demonstrated. Using discrete JFET integrating amplifiers at their optimum temperature of 55 K, read noise less than 7.5 electrons in 128 seconds of integration was obtained. Two models of single channel integrators are now available, the JF-77 for use between 50 and 80 K and the JF-4 for lower temperatures. A 1 x 15 linear array of complete integrators on a single integrated circuit was developed and will be made available in the near future. The successful operation of a superconducting stepper motor was demonstrated. The motor shows a three fold increase in torque over conventional motors operating at room temperature. The success of the motor stems from the use of superconducting coils in conjunction with developments in bearings for cryogenic use, rare-earth rotors, and motor cooling techniques. The current state of development will allow the rapid development of motors optimized for specific applications. An electronic switch capable of resetting cooled JFET integrating amplifiers was developed. The JFET integrating amplifiers that use this switch have demonstrated read noise of less than 10 electrons. The JFET reset device exhibits an extremely high open impedance and low leakage current. Capacitance is sufficiently low so as not to impair amplifier sensitivity. The effects of transient switching charges are minimized by a compensation technique and variable transient current problems inherent to devices of this type are overcome by external circuity.

Davidson, Arnold W.↗

Placement technique for semicustom digital LSI circuits

Small lots of special-purpose integrated circuits are fabricated from standard transitor arrays. Folded linear order of cells minimzes interconnection length and puts cell in juxtaposition. Cell-placement technique is carried out via computer program.

Carroll, B.↗

Pulse-Width Proportional-Controller Circuit

Proportional controller for motor speed provides full 0- to 100-percent linear control of durations of motor-driving pulses. Controller uses commercially available LM3900 integrated circuit, which requires only single supply voltage of 4 to 30 V. Control voltage provided by adjustable potentiometer or by external source of feedback information such as motor-speed sensing circuit.

Clukey, R. W.↗

Image processing using Gallium Arsenide (GaAs) technology

The need to increase the information return from space-borne imaging systems has increased in the past decade. The use of multi-spectral data has resulted in the need for finer spatial resolution and greater spectral coverage. Onboard signal processing will be necessary in order to utilize the available Tracking and Data Relay Satellite System (TDRSS) communication channel at high efficiency. A generally recognized approach to the increased efficiency of channel usage is through data compression techniques. The compression technique implemented is a differential pulse code modulation (DPCM) scheme with a non-uniform quantizer. The need to advance the state-of-the-art of onboard processing was recognized and a GaAs integrated circuit technology was chosen. An Adaptive Programmable Processor (APP) chip set was developed which is based on an 8-bit slice general processor. The reason for choosing the compression technique for the Multi-spectral Linear Array (MLA) instrument is described. Also a description is given of the GaAs integrated circuit chip set which will demonstrate that data compression can be performed onboard in real time at data rate in the order of 500 Mb/s.

Miller, Warner H.↗

STICAP: A linear circuit analysis program with stiff systems capability. Volume 1: Theory manual

STICAP (Stiff Circuit Analysis Program) is a FORTRAN 4 computer program written for the CDC-6400-6600 computer series and SCOPE 3.0 operating system. It provides the circuit analyst a tool for automatically computing the transient responses and frequency responses of large linear time invariant networks, both stiff and nonstiff (algorithms and numerical integration techniques are described). The circuit description and user's program input language is engineer-oriented, making simple the task of using the program. Engineering theories underlying STICAP are examined. A user's manual is included which explains user interaction with the program and gives results of typical circuit design applications. Also, the program structure from a systems programmer's viewpoint is depicted and flow charts and other software documentation are given.

Cooke, C. H.↗

Long-term prediction test procedure for most ICs, based on linear response theory

Experimentally, thermal annealing is known to be a factor which enables a number of different integrated circuits (IC's) to recover their operating characteristics after suffering radiation damage in the space radiation environment; thus, decreasing and limiting long term cumulative total-dose effects. This annealing is also known to be accelerated at elevated temperatures both during and after irradiation. Linear response theory (LRT) was applied, and a linear response function (LRF) to predict the radiation/annealing response of sensitive parameters of IC's for long term (several months or years) exposure to the space radiation environment were constructed. Compressing the annealing process from several years in orbit to just a few hours or days in the laboratory is achieved by subjecting the IC to elevated temperatures or by increasing the typical spaceflight dose rate by several orders of magnitude for simultaneous radiation/annealing only. The accomplishments are as follows: (1) the test procedure to make predictions of the radiation response was developed; (2) the calculation of the shift in the threshold potential due to the charge distribution in the oxide was written; (3) electron tunneling processes from the bulk Si to the oxide region in an MOS IC were estimated; (4) in order to connect the experimental annealing data to the theoretical model, constants of the model of the basic annealing process were established; (5) experimental data obtained at elevated temperatures were analyzed; (6) time compression and reliability of predictions for the long term region were shown; (7) a method to compress test time and to make predictions of response for the nonlinear region was proposed; and (8) nonlinearity of the LRF with respect to log(t) was calculated theoretically from a model.

Litovchenko, V.↗

Lead sulfide - Silicon MOSFET infrared focal plane development

A process for directly integrating photoconductive lead sulfide (PbS) infrared detector material with silicon MOS integrated circuits has been developed primarily for application in long (greater than 10,000 detector elements) linear arrays for pushbroom scanning applications. The processing technology is based on the conventional PMOS and CMOS technologies with a variation in the metallization. Results and measurements on a fully integrated eight-element multiplexer are shown.

Barrett, J. R.↗

Nonlinear optical thin films

A focused approach to development and evaluation of organic polymer films for use in optoelectronics is presented. The issues and challenges that are addressed include: (1) material synthesis, purification, and the tailoring of the material properties; (2) deposition of uniform thin films by a variety of methods; (3) characterization of material physical properties (thermal, electrical, optical, and electro-optical); and (4) device fabrication and testing. Photonic materials, devices, and systems were identified as critical technology areas by the Department of Commerce and the Department of Defense. This approach offers strong integration of basic material issues through engineering applications by the development of materials that can be exploited as the active unit in a variety of polymeric thin film devices. Improved materials were developed with unprecedented purity and stability. The absorptive properties can be tailored and controlled to provide significant improvement in propagation losses and nonlinear performance. Furthermore, the materials were incorporated into polymers that are highly compatible with fabrication and patterning processes for integrated optical devices and circuits. By simultaneously addressing the issues of materials development and characterization, keeping device design and fabrication in mind, many obstacles were overcome for implementation of these polymeric materials and devices into systems. We intend to considerably improve the upper use temperature, poling stability, and compatibility with silicon based devices. The principal device application that was targeted is a linear electro-optic modulation etalon. Organic polymers need to be properly designed and coupled with existing integrated circuit technology to create new photonic devices for optical communication, image processing, other laser applications such as harmonic generation, and eventually optical computing. The progression from microscopic sample to a suitable film-forming material in a working device is a complex, multifaceted endeavor. It requires close attention to maintaining the optical properties of the electro-optic active portion of the polymer while manipulating the polymer structure to obtain the desired secondary polymer properties.

Leslie, Thomas M.↗

Single-Event Transient Testing of Low Dropout PNP Series Linear Voltage Regulators

As demand for high-speed, on-board, digital-processing integrated circuits on spacecraft increases (field-programmable gate arrays and digital signal processors in particular), the need for the next generation point-of-load (POL) regulator becomes a prominent design issue. Shrinking process nodes have resulted in core rails dropping to values close to 1.0 V, drastically reducing margin to standard switching converters or regulators that power digital ICs. The goal of this task is to perform SET characterization of several commercial POL converters, and provide a discussion of the impact of these results to state-of-the-art digital processing IC through laser and heavy ion testing

Adell, Philippe↗

Single-event transient testing of low dropout PNP series linear voltage regulators

As demand for high-speed, on-board, digital-processing integrated circuits on spacecraft increases (field-programmable gate arrays and digital signal processors in particular), the need for the next generation point-of-load (POL) regulator becomes a prominent design issue. Shrinking process nodes have resulted in core rails dropping to values close to 1.0 V, drastically reducing margin to standard switching converters or regulators that power digital ICs. The goal of this task is to perform SET characterization of several commercial POL converters, and provide a discussion of the impact of these results to state-of-the-art digital processing IC through laser and heavy ion testing

Allen, Gregory↗

A Wideband Dual Linear/Circular Polarized 64-Element Phased Array Antenna for SATCOM Applications

In this paper, a flat panel 8x8 phased array with a radio frequency integrated circuit (RFIC) based beamforming network (BFN), is proposed. The array works in dual linear in addition to dual circular polarizations over a bandwidth of 22-28 GHz, with a realized gain of 22-23 dBi/dBic in the broadside direction. The array achieves better than 3dB scan loss to ±50° and offers axial ratio (AR) below 3dB over the entire bandwidth within the proposed scan range. The array is comprised of innovatively engineered radiating elements, arranged distinctively in a 2x2 subarray level, thereby improving cross-polarized fields and axial ratio.

phased array antenna↗

Total Dose Effects on Single Event Transients in Digital CMOS and Linear Bipolar Circuits

This presentation discusses the effects of ionizing radiation on single event transients (SETs) in circuits. The exposure of integrated circuits to ionizing radiation changes electrical parameters. The total ionizing dose effect is observed in both complementary metal-oxide-semiconductor (CMOS) and bipolar circuits. In bipolar circuits, transistors exhibit grain degradation, while in CMOS circuits, transistors exhibit threshold voltage shifts. Changes in electrical parameters can cause changes in single event upset(SEU)/SET rates. Depending on the effect, the rates may increase or decrease. Therefore, measures taken for SEU/SET mitigation might work at the beginning of a mission but not at the end following TID exposure. The effect of TID on SET rates should be considered if SETs cannot be tolerated.

Buchner, S.↗

The Nickel(111)/Alkaline Electrolyte Interface

The electrochemical properties of Ni (111) prepared and characterized in ultra high vacuum, UHV, by surface analytical techniques have been examined in alkaline media by cyclic voltammetry using an UHV-electrochemical cell transfer system designed and built in this laboratory. Prior to the transfer, the Ni(111) surfaces were exposed to saturation coverages of CO in UHV in an attempt to protect the surface from possible contamination with other gases during the transfer. Temperature Programmed Desorption, TPD, of CO-dosed Ni (111) surfaces displaying sharp c(4x2), LEED patterns, subsequently exposed to water-saturated Ar at atmospheric pressure in an auxiliary UHV compatible chamber and finally transferred back to the main UHV chamber, yielded CO2 and water as the only detectable products. This indicates that the CO-dosed surfaces react with water and/or bicarbonate and hydroxide as the most likely products. Based on the integration of the TPD peaks, the combined amounts of H2O and CO2 were found to be on the order of a single monolayer. The reacted c(4x2)CO/Ni(111) layer seems to protect the surface from undergoing spontaneous oxidation in strongly alkaline solutions. This was evidenced by the fact that the open circuit potential observed immediately after contact with deaerated 0.1 M KOH was about 0.38 V vs. DHE, drifting slightly towards more negative values prior to initiating the voltametric scans. The average ratio of the integrated charge obtained in the first positive linear scan in the range of 0.35 to 1.5 V vs. DHE (initiated at the open circuit potential) and the first (and subsequent) linear negative scans in the same solution yielded for various independent runs a value of 3.5 +/- 0.3. Coulometric analysis of the cyclic voltammetry curves indicate that the electrochemically formed oxyhydroxide layer involves a charge equivalent to 3.2 +/- 0.4 layers of Ni metal.

Wang, Kuilong↗

Waveshaping electronic circuit

Circuit provides output signal with sinusoidal function in response to bipolar transition of input signal. Instantaneous transition shapes into linear rate of change and linear rate of change shapes into sinusoidal rate of change. Circuit contains only active components; therefore, compatibility with integrated circuit techniques is assured.

Harper, T. P.↗

Trellises and Trellis-Based Decoding Algorithms for Linear Block Codes

A code trellis is a graphical representation of a code, block or convolutional, in which every path represents a codeword (or a code sequence for a convolutional code). This representation makes it possible to implement Maximum Likelihood Decoding (MLD) of a code with reduced decoding complexity. The most well known trellis-based MLD algorithm is the Viterbi algorithm. The trellis representation was first introduced and used for convolutional codes [23]. This representation, together with the Viterbi decoding algorithm, has resulted in a wide range of applications of convolutional codes for error control in digital communications over the last two decades. There are two major reasons for this inactive period of research in this area. First, most coding theorists at that time believed that block codes did not have simple trellis structure like convolutional codes and maximum likelihood decoding of linear block codes using the Viterbi algorithm was practically impossible, except for very short block codes. Second, since almost all of the linear block codes are constructed algebraically or based on finite geometries, it was the belief of many coding theorists that algebraic decoding was the only way to decode these codes. These two reasons seriously hindered the development of efficient soft-decision decoding methods for linear block codes and their applications to error control in digital communications. This led to a general belief that block codes are inferior to convolutional codes and hence, that they were not useful. Chapter 2 gives a brief review of linear block codes. The goal is to provide the essential background material for the development of trellis structure and trellis-based decoding algorithms for linear block codes in the later chapters. Chapters 3 through 6 present the fundamental concepts, finite-state machine model, state space formulation, basic structural properties, state labeling, construction procedures, complexity, minimality, and sectionalization of trellises. Chapter 7 discusses trellis decomposition and subtrellises for low-weight codewords. Chapter 8 first presents well known methods for constructing long powerful codes from short component codes or component codes of smaller dimensions, and then provides methods for constructing their trellises which include Shannon and Cartesian product techniques. Chapter 9 deals with convolutional codes, puncturing, zero-tail termination and tail-biting.Chapters 10 through 13 present various trellis-based decoding algorithms, old and new. Chapter 10 first discusses the application of the well known Viterbi decoding algorithm to linear block codes, optimum sectionalization of a code trellis to minimize computation complexity, and design issues for IC (integrated circuit) implementation of a Viterbi decoder. Then it presents a new decoding algorithm for convolutional codes, named Differential Trellis Decoding (DTD) algorithm. Chapter 12 presents a suboptimum reliability-based iterative decoding algorithm with a low-weight trellis search for the most likely codeword. This decoding algorithm provides a good trade-off between error performance and decoding complexity. All the decoding algorithms presented in Chapters 10 through 12 are devised to minimize word error probability. Chapter 13 presents decoding algorithms that minimize bit error probability and provide the corresponding soft (reliability) information at the output of the decoder. Decoding algorithms presented are the MAP (maximum a posteriori probability) decoding algorithm and the Soft-Output Viterbi Algorithm (SOVA) algorithm. Finally, the minimization of bit error probability in trellis-based MLD is discussed.

Lin, Shu↗