Search NASA⌕ Search

SEARCH · Search NASA

Results for “semiconductor fabrication”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 55 records · Page 3

Curved grating fabrication techniques for concentric-circle grating, surface-emitting semiconductor lasers

We describe the fabrication and operational characteristics of a novel, surface-emitting semiconductor laser that makes use of a concentric-circle grating to both define its resonant cavity and to provide surface emission. A properly fabricated circular grating causes the laser to operate in radially inward- and outward-going circular waves in the waveguide, thus, introducing the circular symmetry needed for the laser to emit a beam with a circular cross-section. The basic circular-grating-resonator concept can be implemented in any materials system; an AlGaAs/GaAs graded-index, separate confinement heterostructure (GRINSCH), single-quantum-well (SQW) semiconductor laser, grown by molecular beam epitaxy (MBE), was used for the experiments discussed here. Each concentric-circle grating was fabricated on the surface of the AlGaAs/GaAs semiconductor laser. The circular pattern was first defined by electron-beam (e-beam) lithography in a layer of polymethylmethacrylate (PMMA) and subsequently etched into the semiconductor surface using chemically-assisted (chlorine) ion-beam etching (CAIBE). We consider issues that affect the fabrication and quality of the gratings. These issues include grating design requirements, data representation of the grating pattern, and e-beam scan method. We provide examples of how these techniques can be implemented and their impact on the resulting laser performance. A comparison is made of the results obtained using two fundamentally different electron-beam writing systems. Circular gratings with period lambda = 0.25 microns and overall diameters ranging from 80 microns to 500 microns were fabricated. We also report our successful demonstration of an optically pumped, concentric-circle grating, semiconductor laser that emits a beam with a far-field divergence angle that is less than one degree. The emission spectrum is quite narrow (less than 0.1 nm) and is centered at wavelength lambda = 0.8175 microns.

Jordan, Rebecca H.↗

Laboratory experiments in integrated circuit fabrication

The objectives of the experiment are fourfold: to provide practical experience implementing the fundamental processes and technology associated with the science and art of integrated circuit (IC) fabrication; to afford the opportunity for the student to apply the theory associated with IC fabrication and semiconductor device operation; to motivate the student to exercise engineering decisions associated with fabricating integrated circuits; and to complement the theory of n-channel MOS and diffused devices that are presented in the classroom by actually fabricating and testing them. Therefore, a balance between theory and practice can be realized in the education of young engineers, whose education is often criticized as lacking sufficient design and practical content.

Jenkins, Thomas J.↗

On the Fabrication and Behavior of Diamond Microelectromechanical Sensors (DMEMS)

CVD (chemically vapor deposited) diamond films can be processed similar to "conventional" semiconductor device fabrication and as such can be used to achieve microelectromechanical structures (MEMS) also similar to, for example, silicon technology. Very small cantilever beams, membranes, stripes, tips, etc. can be constructed in doped and undoped diamond films and offer an array of choices in diamond with its known superior properties such as elastic modulus, high temperature semiconduction, high thermal conductivity, very low coefficient of expansion and numerous other diamond parameters. This paper will review the construction and behavior of the second generation DMEMS devices comprised as an accelerometer with a diamond diaphragm for use in very high G applications and a diamond pressure sensor for very high temperature and frequency response.

Holmes, K.↗

Monolithic integrated high-T.sub.c superconductor-semiconductor structure

A method for the fabrication of active semiconductor and high-temperature superconducting device of the same substrate to form a monolithically integrated semiconductor-superconductor (MISS) structure is disclosed. A common insulating substrate, preferably sapphire or yttria-stabilized zirconia, is used for deposition of semiconductor and high-temperature superconductor substructures. Both substructures are capable of operation at a common temperature of at least 77 K. The separate semiconductor and superconductive regions may be electrically interconnected by normal metals, refractory metal silicides, or superconductors. Circuits and devices formed in the resulting MISS structures display operating characteristics which are equivalent to those of circuits and devices prepared on separate substrates.

Burns, Michael J.↗

Method for making a monolithic integrated high-T.sub.c superconductor-semiconductor structure

A method for the fabrication of active semiconductor and high-temperature perconducting devices on the same substrate to form a monolithically integrated semiconductor-superconductor (MISS) structure is disclosed. A common insulating substrate, preferably sapphire or yttria-stabilized zirconia, is used for deposition of semiconductor and high-temperature superconductor substructures. Both substructures are capable of operation at a common temperature of at least 77 K. The separate semiconductor and superconductive regions may be electrically interconnected by normal metals, refractory metal silicides, or superconductors. Circuits and devices formed in the resulting MISS structures display operating characteristics which are equivalent to those of circuits and devices prepared on separate substrates.

Burns, Michael J.↗

Silicon superlattices: Theory and application to semiconductor devices

Silicon superlattices and their applicability to improved semiconductor devices were studied. The device application potential of the atomic like dimension of III-V semiconductor superlattices fabricated in the form of ultrathin periodically layered heterostructures was examined. Whether this leads to quantum size effects and creates the possibility to alter familiar transport and optical properties over broad physical ranges was studied. Applications to improved semiconductor lasers and electrondevices were achieved. Possible application of silicon sperlattices to faster high speed computing devices was examined. It was found that the silicon lattices show features of smaller fundamental energyband gaps and reduced effective masses. The effects correlate strongly with both the chemical and geometrical nature of the superlattice.

Moriarty, J. A.↗

Photoelectrochemical etching of silicon carbide (SiC) and its characterization

Silicon carbide (SiC) is an attractive semiconductor material for high speed, high density, and high temperature device applications due to its wide bandgap (2.2-3.2 eV), high thermal conductivity, and high breakdown electric field (4 x 10(exp 6) V/cm). An instrumental process in the fabrication of semiconductor devices is the ability to etch in a highly controlled and selective manner for direct patterning techniques. A novel technique in etching using electrochemistry is described. This procedure involves the ultraviolet (UV) lamp-assisted photoelectrochemical etching of n-type 3C- and 6H-SiC to enhance the processing capability of device structures in SiC. While under UV illumination, the samples are anodically biased in an HF based aqueous solution since SiC has photoconductive properties. In order for this method to be effective, the UV light must be able to enhance the production of holes in the SiC during the etching process thus providing larger currents with light from the photocurrents generated than those currents with no light. Otherwise dark methods would be used as in the case of p-type 3C-SiC. Experiments have shown that the I/V characteristics of the SiC-electrolyte interface reveal a minimum etch voltage of 3 V and 4 V for n- and p-type 3C-SiC, respectively. Hence it is possible for etch-stops to occur. Etch rates calculated have been as high as 0.67 micrometer/min for p-type, 1.4 micrometer/min for n-type, and 1.1 micrometer/min for pn layer. On n-type 3C- SiC, an oxide formation is present where after etching a yellowish layer corresponds to a low Si/C ratio and a white layer corresponds to a high Si/C ratio. P-type 3C-SiC shows a grayish layer. Additionally, n-type 6H-SiC shows a brown layer with a minimum etch voltage of 3 V.

Collins, D. M.↗

Growing High-Quality InAs Quantum Dots for Infrared Lasers

An improved method of growing high-quality InAs quantum dots embedded in lattice-matched InGaAs quantum wells on InP substrates has been developed. InAs/InGaAs/InP quantum dot semiconductor lasers fabricated by this method are capable of operating at room temperature at wavelengths greater than or equal to 1.8 mm. Previously, InAs quantum dot lasers based on InP substrates have been reported only at low temperature of 77 K at a wavelength of 1.9 micrometers. In the present method, as in the prior method, one utilizes metalorganic vapor phase epitaxy to grow the aforementioned semiconductor structures. The development of the present method was prompted in part by the observation that when InAs quantum dots are deposited on an InGaAs layer, some of the InAs in the InGaAs layer becomes segregated from the layer and contributes to the formation of the InAs quantum dots. As a result, the quantum dots become highly nonuniform; some even exceed a critical thickness, beyond which they relax. In the present method, one covers the InGaAs layer with a thin layer of GaAs before depositing the InAs quantum dots. The purpose and effect of this thin GaAs layer is to suppress the segregation of InAs from the InGaAs layer, thereby enabling the InAs quantum dots to become nearly uniform (see figure). Devices fabricated by this method have shown near-room-temperature performance.

Qiu, Yueming↗

Selective Plasma Deposition of Fluorocarbon Films on SAMs

A dry plasma process has been demonstrated to be useful for the selective modification of self-assembled monolayers (SAMs) of alkanethiolates. These SAMs are used, during the fabrication of semiconductor electronic devices, as etch masks on gold layers that are destined to be patterned and incorporated into the devices. The selective modification involves the formation of fluorocarbon films that render the SAMs more effective in protecting the masked areas of the gold against etching by a potassium iodide (KI) solution. This modification can be utilized, not only in the fabrication of single electronic devices but also in the fabrication of integrated circuits, microelectromechanical systems, and circuit boards. In the steps that precede the dry plasma process, a silicon mold in the desired pattern is fabricated by standard photolithographic techniques. A stamp is then made by casting polydimethylsiloxane (commonly known as silicone rubber) in the mold. The stamp is coated with an alkanethiol solution, then the stamp is pressed on the gold layer of a device to be fabricated in order to deposit the alkanethiol to form an alkanethiolate SAM in the desired pattern (see figure). Next, the workpiece is exposed to a radio-frequency plasma generated from a mixture of CF4 and H2 gases. After this plasma treatment, the SAM is found to be modified, while the exposed areas of gold remain unchanged. This dry plasma process offers the potential for forming masks superior to those formed in a prior wet etching process. Among the advantages over the wet etching process are greater selectivity, fewer pin holes in the masks, and less nonuniformity of the masks. The fluorocarbon films formed in this way may also be useful as intermediate layers for subsequent fabrication steps and as dielectric layers to be incorporated into finished products.

Crain, Mark M., III↗

Packaging Technology Developed for High-Temperature SiC Sensors and Electronics

A ceramic- and thick-film-materials-based prototype electronic package designed for silicon carbide (SiC) high-temperature sensors and electronics has been successfully tested at 500 C in an oxygen-containing air environment for 500 hours. This package was designed, fabricated, assembled, and electronically evaluated at the NASA Glenn Research Center at Lewis Field with an in-house-fabricated SiC semiconductor test chip. High-temperature electronics and sensors are necessary for harsh-environment space and aeronautical applications, such as space missions to the inner solar system or the emission control electronics and sensors in aeronautical engines. Single-crystal SiC has such excellent physical and chemical material properties that SiC-based semiconductor electronics can operate at temperatures over 600 C, which is significantly higher than the limit for Si-based semiconductor devices. SiC semiconductor chips were recently demonstrated to be operable at temperatures as high as 600 C, but only in the probe station environment because suitable packaging technology for sensors and electronics at temperatures of 500 C and beyond did not exist. Thus, packaging technology for SiC-based sensors and electronics is immediately needed for both application and commercialization of high-temperature SiC sensors and electronics. In response to this need, researchers at Glenn designed, fabricated, and assembled a prototype electronic package for high-temperature electronics, sensors, and microelectromechanical systems (MEMS) using aluminum nitride (AlN) substrate and gold (Au) thick-film materials. This prototype package successfully survived a soak test at 500 C in air for 500 hours. Packaging components tested included thick-film high-temperature metallization, internal wire bonds, external lead bonds, and a SiC diode chip die-attachment. Each test loop, which was composed of thick-film printed wire, wire bond, and lead bond was subjected to a 50-mA direct current for 250 hours at 500 C.

Chen, Liang-Yu↗

Sub-ppb Oxygen Contaminant Detection in Semi-Conductor Processing

Gaseous contaminants such as oxygen, water vapor, nitrogen and hydrocarbons are often present in the processing environment in semiconductor device fabrication and in containerless materials processing. The contaminants arise as a result of outgassing from hot surfaces or they may be part of the impurities in commercial ultra-high purity gases. Among these gaseous contaminants, oxygen is the most reactive and, therefore, has the most adverse effects on the end product. There has been an intense effort at the Jet Propulsion Laboratory to develop different types of oxygen sorbents to reduce oxygen concentration in a microgravity processing environment to sub-ppb (parts-per-billion) levels. Higher concentrations can lead to rapid surface oxide formation, hence reducing the quality of semiconductor devices. If the concentration of oxygen in a processing chamber at 1000oC is in the ppb level, it will only take approximately 10 seconds for an oxide layer to form on the surface of a sample. The interaction of oxygen with the water surface can lead to the formation of localized defects in semi-conductor devices, hence decreasing the manufacturing yield. For example, efficient production of 64 Mb RAM chips requires contaminations below ppb levels. This paper describes a technique for measuring trace quantities of oxygen contaminants by recording the monoatomic negative ions, O-, using mass spectrometry. The O- formation from the e--O2 interaction utilizes the electron dissociative attachment method that is greatly enhanced at the resonant energy (6.8 eV). The device combines a small gridded electron ionizer with a compact mass spectrometer. The concentrations of oxygen have been measured using the method of standard additions by diluting O2 in N2. The lowest detection limit obtained was 1.2 kHz (O- count rate) at a concentration of 10-10, corresponding to 0.1 ppb.

Sub-ppb Contaminant↗

Gravitational effects of process-induced dislocations in silicon

Matters pertaining to semiconductor device fabrication were studied in terms of the influence of gravity on the production of dislocations in silicon wafers during thermal cycling in a controlled ambient where no impurities are present and oxidation is minimal. Both n-type and p-type silicon wafers having a diameter of 1.25 in to 1.5 in, with fixed orientation and resistivity values, were used. The surface dislocation densities were measured quantitatively by the Sirtl etch technique. The results show two significant features of the plastic flow phenomenon as it is related to gravitational stress: (1) the density of dislocations generated during a given thermal cycle is directly related to the duration of the cycle; and (2) the duration of the thermal cycle required to produce a given dislocation density is inversely related to the equilibrium temperature. Analysis of the results indicates that gravitational stress is instrumental in process-induced defect generation.

Porter, W. A.↗

Photoelectrochemical cells - Conversion of intense optical energy

Conversion of optical energy to chemical energy and/or electrical energy using wet photoelectrochemical cells is described. Emphasis is on (1) the photoelectrolysis of H2O to H2 and O2 using cells having n-type semiconductor photoelectrodes fabricated from TiO2, SnO2, SrTiO3, KTaO3, and KTa(0.77)Nb(0.23)O3, and (2) the conversion of light to electrical energy using CdSe- and CdS-based cells with polysulfide electrolytes.

Wrighton, M. S.↗

Metal-insulator-semi-conductor studies of lead telluride

The capacitance and conductance-voltage characteristics were measured on metal-insulator-semiconductor capacitors fabricated with zirconium dioxide films on single-crystal lead telluride. At 77 K, on both n- and p-type substrates, evidence of surface potential control was obtained. Comparison of the measured capacitance-voltage characteristics with those calculated from the equilibrium solution of the one-dimensional Poisson equation indicated qualitative agreement, although the slope of the measured capacitance in the region near the capacitance minimum was less steep than calculated.

Lilly, D. A.↗