Search NASA⌕ Search

SEARCH · Search NASA

Results for “Programmable”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 649 records · Page 36

Portable Parallel Algorithms and Frameworks for Exascale Graph Analytics

Graphs (or networks) are a tool used to model the interactions among various entities. Efficiently processing large graphs has recently attracted significant attention due to the applications of graphs in various domains, such as biology, chemistry, and cyber-security. Analyzing the structure and properties of these graphs is an important component of many scientific computing pipelines. With the explosion in the volume of data, graphs have become very large and can contain hundreds of billions of vertices and trillions of edges. Therefore, it is crucial to develop high-performance methods to enable graph analysis to be done quickly and energy-efficiently. Furthermore, these solutions should be highly parallel in order to take advantage of modern parallel machines. However, designing efficient solutions is not enough. With the wide variety of computing environments available, each with different programmability and performance characteristics, it is necessary to develop solutions that are portable in terms of both performance (i.e., provide theoretical guarantees) and programmability (i.e., provide high level abstractions).

97 MATHEMATICS AND COMPUTING↗

Entropy Analysis of FPGA Interconnect and Switch Matrices for Physical Unclonable Functions

Random variations in microelectronic circuit structures represent the source of entropy for physical unclonable functions (PUFs). In this paper, we investigate delay variations that occur through the routing network and switch matrices of a field-programmable gate array (FPGA). The delay variations are isolated from other components of the programmable logic, e.g., look-up tables (LUTs), flip-flops (FFs), etc., using a feature of Xilinx FPGAs called dynamic partial reconfiguration (DPR). A set of partial designs is created to fix the placement of a time-to-digital converter (TDC) and supporting infrastructure to enable the path delays through the target interconnect and switch matrices to be extracted by subtracting out common-mode delay components. Delay variations are analyzed in the different levels of routing resources available within FPGAs, i.e., local routing and across-chip routing. Data are collected from a set of Xilinx Zynq 7010 devices, and a statistical analysis of within-die variations in delay through a set of the randomly-generated and hand-crafted interconnects is presented.

97 MATHEMATICS AND COMPUTING↗

A Modular 512-Channel Neural Signal Acquisition ASIC for High-Density 4096 Channel Electrophysiology

The complexity of information processing in the brain requires the development of technologies that can provide spatial and temporal resolution by means of dense electrode arrays paired with high-channel-count signal acquisition electronics. In this work, we present an ultra-low noise modular 512-channel neural recording circuit that is scalable to up to 4096 simultaneously recording channels. The neural readout application-specific integrated circuit (ASIC) uses a dense 8.2 mm × 6.8 mm 2D layout to enable high-channel count, creating an ultra-light 350 mg flexible module. The module can be deployed on headstages for small animals like rodents and songbirds, and it can be integrated with a variety of electrode arrays. The chip was fabricated in a TSMC 0.18 µm 1.8 V CMOS technology and dissipates a total of 125 mW. Each DC-coupled channel features a gain and bandwidth programmable analog front-end along with 14 b analog-to-digital conversion at speeds up to 30 kS/s. Additionally, each front-end includes programmable electrode plating and electrode impedance measurement capability. We present both standalone and in vivo measurements results, demonstrating the readout of spikes and field potentials that are modulated by a sensory input.

47 OTHER INSTRUMENTATION↗

The Linear Collider Facility (LCF) at CERN

In this paper we outline a proposal for a Linear Collider Facility as the next flagship project for CERN. It offers the opportunity for a timely, cost-effective and staged construction of a new collider that will be able to comprehensively map the Higgs boson's properties, including the Higgs field potential, thanks to a large span in centre-of-mass energies and polarised beams. A comprehensive programme to study the Higgs boson and its closest relatives with high precision requires data at centre-of-mass energies from the Z pole to at least 1 TeV. It should include measurements of the Higgs boson in both major production mechanisms, ee -> ZH and ee -> vvH, precision measurements of gauge boson interactions as well as of the W boson, Higgs boson and top-quark masses, measurement of the top-quark Yukawa coupling through ee ->ttH, measurement of the Higgs boson self-coupling through HH production, and precision measurements of the electroweak couplings of the top quark. In addition, ee collisions offer discovery potential for new particles complementary to HL-LHC.

43 PARTICLE ACCELERATORS↗

Quantum science with arrays of metastable helium-3 atoms

The motion of atoms in programmable optical tweezer arrays offers many new opportunities for neutral atom quantum science. These include inter- and intra-site atom motion for resource-efficient implementations of fermionic and bosonic modes, respectively, as well as tweezer transport for efficient compilation of arbitrary circuits. However, the exploitation of atomic motion for all three purposes and others is limited by the inertia of the atoms. We present a comprehensive architectural blueprint for the use of fermionic metastable helium-3 (He) atoms -- the lightest trappable atomic species -- in programmable optical tweezer arrays. This includes a concrete analysis of atomic structure considerations as well as Rydberg-mediated interactions. We show that inter-tweezer hopping of He atoms can be faster than previous demonstrations with lithium-6. We also demonstrate a new toolbox for encoding and manipulating qubits directly in the tweezer trap potential, uniquely enabled by the light mass of He. Finally, we provide several examples of new opportunities for fermionic quantum simulation and computation that leverage the transport and inter-tweezer hopping of He atom arrays. These tools present new methods to improve the resource efficiency of neutral atom quantum science that may also enable quantum simulations of lattice gauge theories and quantum chemistry outside the Born-Oppenheimer approximation

Li, Zheyuan↗

Interactive graphics system for IBM 1800 computer

A FORTRAN compatible software system that has been developed to provide an interactive graphics capability for the IBM 1800 computer is described. The interactive graphics hardware consists of a Hewlett-Packard 1300A cathode ray tube, Sanders photopen, digital to analog converters, pulse counter, and necessary interface. The hardware is available from IBM as several related RPQ's. The software developed permits the application programmer to use IBM 1800 FORTRAN to develop a display on the cathode ray tube which consists of one or more independent units called pictures. The software permits a great deal of flexibility in the manipulation of these pictures and allows the programmer to use the photopen to interact with the displayed data and make decisions based on information returned by the photopen.

Carleton, T. P.↗

Syntax-directed documentation for PL360

PL360 is a phrase-structured programming language which provides the facilities of a symbolic machine language for the IBM 360 computers. An automatic process, syntax-directed documentation, is described which acquires programming documentation through the syntactical analysis of a program, followed by the interrogation of the originating programmer. This documentation can be dispensed through reports of file query replies when other programmers later need to know the program structure and its details. A key principle of the programming documentation process is that it is managed solely on the basis of the syntax of programs.

Mills, H. D.↗

Software approach to automatic patching of analog computer

The Automatic Patching Verification program (APV) is described which provides the hybrid computer programmer with a convenient method of performing a static check of the analog portion of his study. The static check insures that the program is patched as specified, and that the computing components being used are operating correctly. The APV language the programmer uses to specify his conditions and interconnections is similar to the FORTRAN language in syntax. The APV control program reads APV source program statements from an assigned input device. Each source program statement is processed immediately after it is read. A statement may select an analog console, set an analog mode, set a potentiometer or DAC, or read from the analog console and perform a test. Statements are read and processed sequentially. If an error condition is detected, an output occurs on an assigned output device. When an end statement is read, the test is terminated.

Source record↗

Evaluation of several navigation algorithms for application to general aviation

Using data obtained in flight, three position determining algorithms for use by general aviation aircraft were evaluated representing increasing software requirements. These were a DME only, DME/air data and blended DME/air data. Although each step represented additional software with resultant increase in position accuracy, all could be performed on a programmable electronic desk calculator. Results from the computation of aircraft position using the three algorithms are presented. The algorithms employed can be extended to accept VOR, TACAN bearing, ADF, or other NAVAID Data. To obtain the flight data an experimental system was configured and flown on a general aviation aircraft. Principal hardware elements (all with low-cost potential) were a programmable calculator, a single DME receiver (multiplexed for multiple DME use) and a low-cost air speed sensor (shed-vortex principle). The flight test demonstrated satisfactory performance of these principal elements.

Conrad, B.↗

Hardware additions to microprocessor architecture aid software development

An address trap (breakpoint) mechanism and last-in-first-out (LIFO) address stack are suggested as two additions to the basic microprocessor architecture whose functions are solely to aid the programmer. These devices provide the programmer with the ability to specify address breakpoints and to trace program execution back through N instructions, where N is the depth of the stack. Both devices, plus interface logic and buffering, have been designed for an INTEL 8080-based system using approximately 25 integrated-circuit packages.

Sievers, M. W.↗

Ergometer

The bicycle ergometer was designed for use in experiments M171 and M093 and for use in optional exercise by the crewmen. The ergometer allows a crewman to exercise in zero-gravity using either his hands or his feet. It provides a precisely calibrated and, if needed, a programmable standard of work rate for the crewman. The ergometer operates in any of three selectable modes. The set heart rate mode varies the ergometer work rate, as necessary, to achieve and maintain a preselected heart rate. The sequenced heart rate mode is similar to the set heart rate mode except that the heart rate is programmable through five preset levels with a period of time for each level. The set work rate mode delivers a preset work load to the subject.

Lem, J. D.↗

A cycle timer for testing electric vehicles

A cycle timer was developed to assist the driver of an electric vehicle in more accurately following and repeating SAE driving schedules. These schedules require operating an electric vehicle in a selected stop-and-go driving cycle and repeating this cycle pattern until the vehicle ceases to meet the requirements of the cycle. The heart of the system is a programmable read-only memory (PROM) that has the required test profiles permanently recorded on plug-in cards, one card for each different driving schedule. The PROM generates a direct current analog signal that drives a speedometer displayed on one scale of a dual movement meter. The second scale of the dual movement meter displays the actual speed of the vehicle as recorded by the fifth wheel. The vehicle operator controls vehicle speed to match the desired profile speed. The PROM controls the recycle start time as well as the buzzer activation. The cycle programmer is powered by the test vehicle's 12-volt accessory battery, through a 5-volt regulator and a 12-volt dc-to-dc converter.

Soltis, R. F.↗

Operational manual for two-dimensional transonic code TSFOIL

This code solves the two-dimensional, transonic, small-disturbance equations for flow past lifting airfoils in both free air and various wind-tunnel environments by using a variant of the finite-difference method. A description of the theoretical and numerical basis of the code is provided, together with complete operating instructions and sample cases for the general user. In addition, a programmer's manual is also presented to assist the user interested in modifying the code. Included in the programmer's manual are a dictionary of subroutine variables in common and a detailed description of each subroutine.

Stahara, S. S.↗

Improvements of the gravity field from satellite techniques as proposed to the European Space Agency

A summary of the European Earth Sciences Space Programme and the requirements for each gravity field mapping resulting from this programme are given. Three satellite experiments for gravity field improvement proposed to the European Space Agency in the last years are shortly characterized. One of these experiments, the low-low-SST-SLALOM experiment, based on laser interferometry for a "two target-one Spacelab telescope" configuration, is discussed in more detail. Reasons for the low-low concept selection are given and some mission aspects and a possible system concept for a compact ranging, acquisition and tracking system are presented.

Reigber, C.↗

Advanced systems requirements for ocean observations via microwave radiometers

A future microwave spectroradiometer operating in several frequency bands will have the capability to step or sweep frequencies on an adaptable or programmable basis. The on-board adaptable frequency shifting can make the systems immune from radio interference. Programmable frequency sweeping with on-board data inversion by high speed computers would provide for instantaneous synoptic measurements or sea surface temperature and salinity, water surface and volume pollution, ice thickness, ocean surface winds, snow depth, and soil moisture. Large structure satellites will allow an order of magnitude improvement in the present radiometric measurement spacial resolution.

Blume, H.-J. C.↗

Microcomputer programming skills

Some differences in skill and techniques required for conversion from programmer to microprogrammer are discussed. The primary things with which the programmer should work are hardware architecture, hardware/software trade off, and interfacing. The biggest differences, however, will stem from the differences in applications than from differences in machine size. The change to real-time programming is the most important of these differences, particularly on dedicated microprocessors. Another primary change is programming with a more computer-naive user in mind, and dealing with his limitations and expectations.

Barth, C. W.↗

Process development for automated solar cell and module production. Task 4: Automated array assembly

A process sequence which can be used in conjunction with automated equipment for the mass production of solar cell modules for terrestrial use was developed. The process sequence was then critically analyzed from a technical and economic standpoint to determine the technological readiness of certain process steps for implementation. The steps receiving analysis were: back contact metallization, automated cell array layup/interconnect, and module edge sealing. For automated layup/interconnect, both hard automation and programmable automation (using an industrial robot) were studied. The programmable automation system was then selected for actual hardware development.

Source record↗

Controller for computer control of brushless dc motors

A motor speed and torque controller for brushless d.c. motors provides an unusually smooth torque control arrangement. The controller provides a means for controlling a current waveform in each winding of a brushless dc motor by synchronization of an excitation pulse train from a programmable oscillator. Sensing of torque for synchronization is provided by a light beam chopper mounted on the motor rotor shaft. Speed and duty cycle are independently controlled by controlling the frequency and pulse width output of the programmable oscillator. A means is also provided so that current transitions from one motor winding to another is effected without abrupt changes in output torque.

Hieda, L. S.↗