Search NASA⌕ Search

SEARCH · Search NASA

Results for “Common bus”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 73 records · Page 4
All sourcesNASA NTRSDOE OSTI
NASA NTRS2019

Vorago RH-OBC-1 Single Event Effect Characterization Test Report

The Vorago Technologies RH-OBC-1 is a CubeSat Kit Bus compatible single board computer with a Vorago VA10820 ARM Cortex-M0 microcontroller at its core. The board also includes a set of common peripheral integrated circuits, like voltage regulators, non-volatile memories (NVM), an analog-to-digital converter (ADC), a watchdog/supervisor, and a Controller Area Network (CAN) bus transceiver. High-energy proton (200 MeV) testing was conducted at both board and component levels to investigate single-event effects.

CubeSat compatible board↗
NASA NTRS1982

Design Flexibility of Redox Flow Systems

The characteristics inherent in Redox flow systems permit considerable latitude in designing systems for specific storage applications. The first of these characteristics is the absence of plating/deplating reactions with their attendant morphology changes at the electrodes. This permits a given Redox system to operate over a wide range of depths of discharge and charge/discharge rates. The second characteristic is the separation of power generating components (stacks) from the energy storage components (tanks). This results in cost effective system design, ease of system growth via modularization, and freedom from sizing restraints so that the whole spectrum of applications, from utilities down to single residence can be considered. The final characteristic is the commonality of the reactant fluids which assures that all cells at all times are receiving reactants at the same state of charge. Since no cell can be out of balance with respect to any other cell, it is possible for some cells to be charged while others are discharging, in effect creating a DC to DC transformer. It is also possible for various groups of cells to be connected to separate loads, thus supplying a range of output voltages. Also, trim cells can be used to maintain constant bus voltage as the load is changed or as the depth of discharge increases. The commonality of reactant fluids also permits any corrective measures such as rebalancing to occur at the system level instead of at the single cell level.

Hagedorn, N. H.↗
DOE OSTI2026

A Large-Scale Hardware Experiment Demonstration of Operating High Inverter-Based Resource Power Systems With Grid-Forming Inverters

This paper presents experimental hardware results from a microgrid system as the penetration level of grid-forming (GFM) inverters increases. The experiment aims to showcase the advantages of GFM inverters in enhancing system stability and to investigate the operational challenges in systems relying entirely on inverter-based resources (IBRs). Five test scenarios are devised to progressively increase GFM inverter penetration levels: 0% (S1), 19% (S2), 37% (S3), 68% (S4), and 100% (S5). To ensure consistency, identical loading conditions and dynamic events are applied across all scenarios. The conducted tests include load step changes, output variation of grid-following (GFL) inverters during islanded mode, transition operations (such as synchronization to the grid and islanding), and rateof- change-of-frequency (ROCOF) and voltage jump tests during grid-connected mode. Key findings from the tests are summarized as follows: (1) Scenario S1 proved most challenging for load steps, and GFL variations because of insufficient GFM capacity, leaving the diesel generator unable to handle transient ridethrough; (2) Scenario S5 was the most difficult for transition operations, because the lack of a diesel generator to maintain stiff bus voltage resulted in unexpected reactive power flows during synchronization, causing the point of common coupling (PCC) breaker to trip; (3) Scenarios S4 and S5 were particularly challenging for ROCOF tests because of minimal system inertia, leading to large transients that triggered breaker trips; and (4) Scenario S4 exhibited the strongest voltage recovery capability because of the presence of the diesel generator and a higher number of GFM inverters, both of which possess the highest capacity for reactive power injection.

24 POWER TRANSMISSION AND DISTRIBUTION↗
NASA NTRS2005

Use of Field Programmable Gate Array Technology in Future Space Avionics

Fulfilling NASA's new vision for space exploration requires the development of sustainable, flexible and fault tolerant spacecraft control systems. The traditional development paradigm consists of the purchase or fabrication of hardware boards with fixed processor and/or Digital Signal Processing (DSP) components interconnected via a standardized bus system. This is followed by the purchase and/or development of software. This paradigm has several disadvantages for the development of systems to support NASA's new vision. Building a system to be fault tolerant increases the complexity and decreases the performance of included software. Standard bus design and conventional implementation produces natural bottlenecks. Configuring hardware components in systems containing common processors and DSPs is difficult initially and expensive or impossible to change later. The existence of Hardware Description Languages (HDLs), the recent increase in performance, density and radiation tolerance of Field Programmable Gate Arrays (FPGAs), and Intellectual Property (IP) Cores provides the technology for reprogrammable Systems on a Chip (SOC). This technology supports a paradigm better suited for NASA's vision. Hardware and software production are melded for more effective development; they can both evolve together over time. Designers incorporating this technology into future avionics can benefit from its flexibility. Systems can be designed with improved fault isolation and tolerance using hardware instead of software. Also, these designs can be protected from obsolescence problems where maintenance is compromised via component and vendor availability.To investigate the flexibility of this technology, the core of the Central Processing Unit and Input/Output Processor of the Space Shuttle AP101S Computer were prototyped in Verilog HDL and synthesized into an Altera Stratix FPGA.

Ferguson, Roscoe C.↗
NASA NTRS2011

Desirements of Next Generation Spacecraft Interconnects : The JPL NEXUS Perspective

Objectives of NEXUS (NEXt bUS) (1) A research task funded by JPL R&TD program (2) Develop a common highly-capable next generation avionics interconnect with the following features: (a) Transparently compatible with wired, fiber-optic, and RF physical layers (b) A clear and feasible path-to-flight to ensure infusion into future NASA/JPL missions

fiber-optics↗
NASA NTRS2003

A Comparison of Bus Architectures for Safety-Critical Embedded Systems

We describe and compare the architectures of four fault-tolerant, safety-critical buses with a view to deducing principles common to all of them, the main differences in their design choices, and the tradeoffs made. Two of the buses come from an avionics heritage, and two from automobiles, though all four strive for similar levels of reliability and assurance. The avionics buses considered are the Honeywell SAFEbus (the backplane data bus used in the Boeing 777 Airplane Information Management System) and the NASA SPIDER (an architecture being developed as a demonstrator for certification under the new DO-254 guidelines); the automobile buses considered are the TTTech Time-Triggered Architecture (TTA), recently adopted by Audi for automobile applications, and by Honeywell for avionics and aircraft control functions, and FlexRay, which is being developed by a consortium of BMW, DaimlerChrysler, Motorola, and Philips.

Rushby, John↗
NASA NTRS2012

Flexible Architecture for FPGAs in Embedded Systems

Commonly, field-programmable gate arrays (FPGAs) being developed in cPCI embedded systems include the bus interface in the FPGA. This complicates the development because the interface is complicated and requires a lot of development time and FPGA resources. In addition, flight qualification requires a substantial amount of time be devoted to just this interface. Another complication of putting the cPCI interface into the FPGA being developed is that configuration information loaded into the device by the cPCI microprocessor is lost when a new bit file is loaded, requiring cumbersome operations to return the system to an operational state. Finally, SRAM-based FPGAs are typically programmed via specialized cables and software, with programming files being loaded either directly into the FPGA, or into PROM devices. This can be cumbersome when doing FPGA development in an embedded environment, and does not have an easy path to flight. Currently, FPGAs used in space applications are usually programmed via multiple space-qualified PROM devices that are physically large and require extra circuitry (typically including a separate one-time programmable FPGA) to enable them to be used for this application. This technology adds a cPCI interface device with a simple, flexible, high-performance backend interface supporting multiple backend FPGAs. It includes a mechanism for programming the FPGAs directly via the microprocessor in the embedded system, eliminating specialized hardware, software, and PROM devices and their associated circuitry. It has a direct path to flight, and no extra hardware and minimal software are required to support reprogramming in flight. The device added is currently a small FPGA, but an advantage of this technology is that the design of the device does not change, regardless of the application in which it is being used. This means that it needs to be qualified for flight only once, and is suitable for one-time programmable devices or an application specific integrated circuit (ASIC). An application programming interface (API) further reduces the development time needed to use the interface device in a system.

Clark, Duane I.↗
NASA NTRS2017

YADA: Yet Another Distributed Architecture for Real-Time Robotic Control Systems

This paper presents YADA, a new software architecture for real-time robotic control systems that is minimal, modular, and fully transparent. YADA divides control software into decoupled behavior, user-interface, and hardware-level bus modules. This decoupling at the module level is accomplished by auto-generating human-readable message types that are tailored to the hardware topology oft he current system. These message types provide modules with a common framework for exchanging state information and relaying commands to devices while being agnostic to the communication protocol itself. We also detail how to structure behavior and bus modules to facilitate modularity and flexibility with third party software. YADA has been used with success on several technology development testbeds at JPL, an example of which is given in this paper, and has proven to provide developers a light-weight and highly reconfigurable system for efficient debugging and practical code sharing

Godart, Peter↗
NASA NTRS2006

CCSDS Time-Critical Onboard Networking Service

The Consultative Committee for Space Data Systems (CCSDS) is developing recommendations for communication services onboard spacecraft. Today many different communication buses are used on spacecraft requiring software with the same basic functionality to be rewritten for each type of bus. This impacts on the application software resulting in custom software for almost every new mission. The Spacecraft Onboard Interface Services (SOIS) working group aims to provide a consistent interface to various onboard buses and sub-networks, enabling a common interface to the application software. The eventual goal is reusable software that can be easily ported to new missions and run on a range of onboard buses without substantial modification. The system engineer will then be able to select a bus based on its performance, power, etc and be confident that a particular choice of bus will not place excessive demands on software development. This paper describes the SOIS Intra-Networking Service which is designed to enable data transfer and multiplexing of a variety of internetworking protocols with a range of quality of service support, over underlying heterogeneous data links. The Intra-network service interface provides users with a common Quality of Service interface when transporting data across a variety of underlying data links. Supported Quality of Service (QoS) elements include: Priority, Resource Reservation and Retry/Redundancy. These three QoS elements combine and map into four TCONS services for onboard data communications: Best Effort, Assured, Reserved, and Guaranteed. Data to be transported is passed to the Intra-network service with a requested QoS. The requested QoS includes the type of service, priority and where appropriate, a channel identifier. The data is de-multiplexed, prioritized, and the required resources for transport are allocated. The data is then passed to the appropriate data link for transfer across the bus. The SOIS supported data links may inherently provide the quality of service support requested by the intra-network layer. In the case where the data link does not have the required level of support, the missing functionality is added by SOIS. As a result of this architecture, re-usable software applications can be designed and used across missions thereby promoting common mission operations. In addition, the protocol multiplexing function enables the blending of multiple onboard networks. This paper starts by giving an overview of the SOIS architecture in section 11, illustrating where the TCONS services fit into the overall architecture. It then describes the quality of service approach adopted, in section III. The prototyping efforts that have been going on are introduced in section JY. Finally, in section V the current status of the CCSDS recommendations is summarized.

Parkes, Steve↗
DOE OSTI2026

Firmware Tampering Detection in Heavy-Duty Vehicles through J1939 CAN Analysis

Modern heavy-duty vehicles rely on complex networks of Electronic Control Units (ECUs) that communicate using the J1939 protocol. While this system makes it easier to update and configure vehicle components, it also opens the door to serious cybersecurity risks if not properly secured. This work investigates the potential for firmware tampering through the J1939 communication protocol, which enables ECU configuration and reprogramming over the Controller Area Network (CAN) bus. By monitoring CAN traffic during legitimate maintenance operations and reverse-engineering OEM diagnostic software, we identified common and proprietary J1939 message identifiers, authentication patterns, and vulnerabilities within Unified Diagnostic Services (UDS). These findings demonstrate that inadequate authentication mechanisms can allow malicious actors to alter ECU firmware or disable safety functions, posing severe operational and safety risks. Our analysis contributes to the development of vehicle intrusion detection systems capable of recognizing abnormal reprogramming activity and future firmware fingerprinting methods to verify software integrity across ECUs. This work highlights the importance of standardizing secure firmware authentication across manufacturers to strengthen cyber resilience in heavy-duty vehicle systems.

33 ADVANCED PROPULSION SYSTEMS↗
NASA NTRS1974

Ten bar probe technical summary

The feasibility of an outer planet common atmospheric probe is studied with emphasis on entry heating rates and improved ephemeris. It is concluded that a common probe design is possible except for Jupiter; the basic technology exists except for Jupiter heat shielding. A Mariner class bus provides for better bus science and probe bus communications than a Pioneer class bus.

Ellis, T. R.↗
NASA NTRS1990

Parallel Architecture For Robotics Computation

Universal Real-Time Robotic Controller and Simulator (URRCS) is highly parallel computing architecture for control and simulation of robot motion. Result of extensive algorithmic study of different kinematic and dynamic computational problems arising in control and simulation of robot motion. Study led to development of class of efficient parallel algorithms for these problems. Represents algorithmically specialized architecture, in sense capable of exploiting common properties of this class of parallel algorithms. System with both MIMD and SIMD capabilities. Regarded as processor attached to bus of external host processor, as part of bus memory.

Fijany, Amir↗
NASA NTRS1974

Unmanned solar systems exploration - An arena for international cooperation

Mission profiles for a Mars Surface Sample Return (MSSR) mission are considered. A profile using separate launches for a lander/ascent module and an orbiter/return system could use present technology and is appropriate for international cooperation. The achievement of clean interfaces between major building blocks and ease of controlling back contamination are advantages offered by the concept. A spatially distributed surface sample could be obtained by using multiple landers delivering samples to a common orbiter. The Pioneer Venus program, originally planned as a cooperative NASA-ESRO project, resulted in development of a standardized spacecraft bus yielding benefits at minimized cost. The first joint US-European planetary mission now planned is the launch of a Pioneer class orbiter to Jupiter in 1980. Feasibility studies are being conducted.

Herman, D. H.↗
NASA NTRS1990

Space station automation of common module power management and distribution, volume 2

The new Space Station Module Power Management and Distribution System (SSM/PMAD) testbed automation system is described. The subjects discussed include testbed 120 volt dc star bus configuration and operation, SSM/PMAD automation system architecture, fault recovery and management expert system (FRAMES) rules english representation, the SSM/PMAD user interface, and the SSM/PMAD future direction. Several appendices are presented and include the following: SSM/PMAD interface user manual version 1.0, SSM/PMAD lowest level processor (LLP) reference, SSM/PMAD technical reference version 1.0, SSM/PMAD LLP visual control logic representation's (VCLR's), SSM/PMAD LLP/FRAMES interface control document (ICD) , and SSM/PMAD LLP switchgear interface controller (SIC) ICD.

Ashworth, B.↗
NASA NTRS2005

A Proven Ground System Architecture for Promoting Collaboration and Common Solutions at NASA

Requirement: Improve how NASA develops and maintains ground data systems for dozens of missions, with a couple new missions always in the development phase. Decided in 2001 on enhanced message-bus architecture. Users offered choices for major components. They plug and play because key interfaces are all the same. Can support COTS, heritage, and new software. Even the middleware can be switched. Project name: GMSEC. Goddard Mission Services Evolution Center.

Smith, Danford↗
DOE OSTI2025

RE-INTEGRATE EMT Simulation Software: Graph Convolutional Network for Sparse Matrix Pattern Detection

The increasing complexity of power networks, driven by proliferation of inverters, presents analytical challenges that simplified models often fail to capture, necessitating Electromagnetic Transient (EMT) simulations. EMT models are represented as discretized differential-algebraic equations (DAEs), forming a linear system Ax = b that is computationally intensive to solve. Due to inherent sparsity of adjacency matrix A, distinct patterns emerge that, when accurately identified, enable efficient solver selection to minimize computation time. However, identifying ideal pattern is complicated by numerous reordering algorithms and limited structural insights. To address this, we introduce a Graph Convolutional Network (GCN) model for classifying sparse matrix patterns common in power system analysis. The model, achieving 96% test accuracy, is validated using PV plant models of 125 MW capacities connected to New England 39-bus transmission system (TS), and further scaled to a 4,992-bus network with 384 PV plants, yielding 191, 616 × 191, 616 sized A matrix. For all cases, the GCN model accurately identifies the matrix’s intrinsic sparse pattern, demonstrating its potential to enhance solver performance in EMT analysis.

Hossain, Md Rifat [Florida International Universit↗
DOE OSTI2024

Star Truck : Interplanetary Bussing system

CubeSats are a standardized size of satellite. Used by elementary schools, universities, and hobbyists alike. CubeSats have made space exploration and research accessible to the general population. Utilizing CubeSats it is possible to make deep space exploration accessible as well. Using a flight path that takes advantage of gravitational assists and flybys we can use many forms of propulsion to get to Jupiter. However, to get farther nuclear power and propulsion can be utilized to bus hundreds of CubeSats at a time to interplanetary space. This craft is known as a Star Truck. The Star Truck will make interplanetary space assessable to the common man.

Belian, Olivia↗