Search NASA⌕ Search

SEARCH · Search NASA

Results for “DATA PROCESSOR”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 73 records · Page 4
All sourcesNASA NTRSDOE OSTI
NASA NTRS2018

Ka-band High-Rate Downlink System for the NISAR Mission

This paper provides a description and analyses of the high-rate Ka-band telecom system for the upcoming NISAR (NASA-ISRO Synthetic Aperture Radar) mission. NISAR is a collaborative Earth-Science mission between National Aeronautics and Space Administration (NASA) and Indian Space Research Organization (ISRO), which features an L-band SAR instrument and an S-band SAR instrument. The simultaneous dual-frequency radar system at peak rates will produce data at gigabit-per-second speeds, which drives the data-volume requirements. The key driving requirement for the payload communication subsystem is to provide a minimum of 26 Terabits per day of radar science data to the ground. The high-rate transmitter on the flight system is a software-defined radio developed at the Jet Propulsion Laboratory (JPL), based on the Universal Space Transponder platform, providing an offset quadrature phase shift key modulated waveform with Low-Density Parity-Check encoding of the data transfer frames. Two transmitters used in a dual-polarization configuration with each transmitter providing two giga-symbols per second (Gsps) of coded data provides an aggregate rate of four Gsps. In this system, only one watt of signal power is necessary on each polarization to overcome propagation losses and achieve a successful RF link. Several Near Earth Network (NEN) ground station sites (Alaska in the United States, Svalbard in Norway, and Punta Arenas in Chile) are baselined for the space-to-Earth communications link. Each ground station will also feature multiple upgrades to support NISAR’s transmission starting with new Ka-band antennas, wideband downconverters and high-rate receivers. In addition, a baseband data processor called Data Acquisition Processor and Handling Network Environment (DAPHNE), newly developed by the NEN, provides data storage and connectivity to backhaul networks. With NISAR’s large quantities of data (over 3.5 Petabytes over the mission), the processing of science data will be primarily performed on a cloud system to reduce the overall cost to the mission. The system described herein will be the first operational use of Gsps-class downlink rates on an Earth-Science mission.

Dissanayake, Asoka↗
NASA NTRS2012

Time Manager Software for a Flight Processor

Data analysis is a process of inspecting, cleaning, transforming, and modeling data to highlight useful information and suggest conclusions. Accurate timestamps and a timeline of vehicle events are needed to analyze flight data. By moving the timekeeping to the flight processor, there is no longer a need for a redundant time source. If each flight processor is initially synchronized to GPS, they can freewheel and maintain a fairly accurate time throughout the flight with no additional GPS time messages received. How ever, additional GPS time messages will ensure an even greater accuracy. When a timestamp is required, a gettime function is called that immediately reads the time-base register.

Zoerne, Roger↗
NASA NTRS1980

As-built design specification of the data order processor ORDHDT

A description and subroutine documentation of the data order processor, ORHDT is given. As part of the LANDSAT imagery verification and extraction system, ORDHT creates a computer tape containing the AgRISTARS requirements for LANDSAT data to be ordered from Goddard Space Flight Center. A brief description of hardware requirements is also included.

Rios, A.↗
NASA NTRS1983

DBPQL: A view-oriented query language for the Intel Data Base Processor

An interactive query language (BDPQL) for the Intel Data Base Processor (DBP) is defined. DBPQL includes a parser generator package which permits the analyst to easily create and manipulate the query statement syntax and semantics. The prototype language, DBPQL, includes trace and performance commands to aid the analyst when implementing new commands and analyzing the execution characteristics of the DBP. The DBPQL grammar file and associated key procedures are included as an appendix to this report.

Fishwick, P. A.↗
NASA NTRS1983

A data base processor semantics specification package

A Semantics Specification Package (DBPSSP) for the Intel Data Base Processor (DBP) is defined. DBPSSP serves as a collection of cross assembly tools that allow the analyst to assemble request blocks on the host computer for passage to the DBP. The assembly tools discussed in this report may be effectively used in conjunction with a DBP compatible data communications protocol to form a query processor, precompiler, or file management system for the database processor. The source modules representing the components of DBPSSP are fully commented and included.

Fishwick, P. A.↗
NASA NTRS1992

The NASA/JPL three-frequency polarimetric AIRSAR system

The NASA/Jet Propulsion Laboratory Airborne Synthetic Aperture Radar (JPL AIRSAR) system has now completed four flight campaigns. The authors describe the current state of this system and provide insight into how flight seasons are planned for this instrument. The data processors and data products are described. A table containing relevant system parameters is provided.

Van Zyl, J.↗
NASA NTRS2000

Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order

A data processing system is disclosed which comprises a data processor and memory control device for controlling the access of information from the memory. The memory control device includes temporary storage and decision ability for determining what order to execute the memory accesses. The compiler detects the requirements of the data processor and selects the data to stream to the memory control device which determines a memory access order. The order in which to access said information is selected based on the location of information stored in the memory. The information is repeatedly accessed from memory and stored in the temporary storage until all streamed information is accessed. The information is stored until required by the data processor. The selection of the order in which to access information maximizes bandwidth and decreases the retrieval time.

Wulf, William A.↗
NASA NTRS1973

Apparatus for aiding a pilot in avoiding a midair collision between aircraft

An apparatus for aiding a pilot in avoiding a midair collision between aircraft is described. A protected aircraft carries a transmitter, a transponder, a receiver, and a data processor; and an intruding cooperating aircraft carries a transponder. The transmitter of the protected aircraft continuously transmits a signal to the transponders of all intruding aircraft. The transponder of each of the intruding aircraft adds the altitude of the intruding aircraft to the signal and transmits it back to the receiver of the protected aircraft. The receiver selects only the signal from the most hazardous intruding aircraft and applies it to the data processor. From this selected signal the data processor determines the closing velocity between the protected and intruding aircraft, the range between the two aircraft, their altitude difference and the time to a possible collision.

Schrader, J. H.↗
NASA NTRS1996

High-performance ultra-low power VLSI analog processor for data compression

An apparatus for data compression employing a parallel analog processor. The apparatus includes an array of processor cells with N columns and M rows wherein the processor cells have an input device, memory device, and processor device. The input device is used for inputting a series of input vectors. Each input vector is simultaneously input into each column of the array of processor cells in a pre-determined sequential order. An input vector is made up of M components, ones of which are input into ones of M processor cells making up a column of the array. The memory device is used for providing ones of M components of a codebook vector to ones of the processor cells making up a column of the array. A different codebook vector is provided to each of the N columns of the array. The processor device is used for simultaneously comparing the components of each input vector to corresponding components of each codebook vector, and for outputting a signal representative of the closeness between the compared vector components. A combination device is used to combine the signal output from each processor cell in each column of the array and to output a combined signal. A closeness determination device is then used for determining which codebook vector is closest to an input vector from the combined signals, and for outputting a codebook vector index indicating which of the N codebook vectors was the closest to each input vector input into the array.

Tawel, Raoul↗
NASA NTRS1991

Optical Backplane Interconnection

Optical backplane interconnection (OBIT), method of optically interconnecting many parallel outputs from data processor to many parallel inputs of other data processors by optically changing wavelength of output optical beam. Requires only one command: exact wavelength necessary to make connection between two desired processors. Many features, including smallness advantageous to incorporate OBIT into integrated optical device. Simplifies or eliminates wiring and speeds transfer of data over existing electrical or optical interconnections. Computer hookups and fiber-optical communication networks benefit from concept.

Hendricks, Herbert D.↗
NASA NTRS1995

CCD/CID Processors Would Offer Greater Precision

Charge-coupled-device/charge-injection-device (CCD/CID) data processors of proposed type offer advantages of massively parallel computational architecture and high computational speed typical of older CCD/CID data processors, but with increased precision. Useful in performing matrix vector multiplications in variety of applications, including solving partial differential equations, processing signal and image data, control computations, and neural-network simulations. Greater precision of proposed devices help to ensure accuracy in CCD/CID implementations of pseudospectral neural networks - particular class of artificial neural networks especially suited to solving nonlinear differential equations.

Barhen, Jacob↗
NASA NTRS2004

On-board processor for direct distribution of change detection data products

We are developing an on-board imagin radar data processor for repeat-pass change detection and hazards management. This is the enabling technology for NASA ESE to utilize imaging radars. This processor will enable the observation and use of surface deformation data over rapidly evolving natural hazards, both as an aid to scientific understanding ad to provide timely data to agencies responsible for the management and mitigation of natural disasters.

InSAR↗
NASA NTRS1983

The magnetic-field investigation on ISPM

The International Solar Polar Mission (ISPM) onboard instrumentation for the magnetic field experiment to establish, on the basis of in-situ observations, the heliolatitude dependence of the interplanetary magnetic field, is described. The prime output consists of vector measurements, made by two triaxial magnetometers, of the ambient magnetic field along the orbit of the spacecraft. The onboard data processor generates two data streams to be transmitted through the spacecraft telemetry. The low speed, analog data stream consists of averaged and despun vector measurements, digitized in the spacecraft analog to digital converter (ADC). The despinning algorithm used in the analog processor is described. The high speed, digital data stream consists of vector measurements digitized in the instrument ADCs, generating up to two vector samples per sec. Multiple data-path switching is used to increase system reliability and to allow cross calibration of the ADCs. On board facilities for inflight calibration are described.

Balogh, A.↗
NASA NTRS1972

Radio astronomy Explorer B antenna aspect processor

The antenna aspect system used on the Radio Astronomy Explorer B spacecraft is described. This system consists of two facsimile cameras, a data encoder, and a data processor. Emphasis is placed on the discussion of the data processor, which contains a data compressor and a source encoder. With this compression scheme a compression ratio of 8 is achieved on a typical line of camera data. These compressed data are then convolutionally encoded.

Miller, W. H.↗
NASA NTRS1976

The Seasat-A Synthetic Aperture Imaging Radar System

The Seasat-A Synthetic Aperture Imaging Radar System is the first radar system of its kind designed for orbital use. The requirement of this system is to generate continuous radar imagery with a 100-km swath with 25 m resolution from an orbital altitude of 800 km. These requirements impose unique system design problems and a description of the implementation will be given. The end to end data system will be described including interactions of the spacecraft, antenna, sensor, telemetry link, and data processor. The synthetic aperture radar system generates a large quantity of data (110 megabits per second) requiring the use of a dedicated data link. The data link selected for use with the synthetic aperture radar is an analog link with stable local oscillator encoding. The problems associated in telemetering the radar information with sufficient fidelity to synthesize an image on the ground will be described as well as the selected solutions to the problems. The interactions between the antenna attitude control system, rotation of the earth and the data processor will be described as well as proposed solutions, both optical and digital, to generate final imagery with the required 25 m resolution.

Jordan, R. L.↗
NASA NTRS1992

SAR data processing adaptation for Magellan Cycle II

The authors describe the effort made at the Magellan SAR Data Processing Facility in adapting existing data processors to handle data collected from various imaging experiments. The different data processing requirements imposed by the various types of data are discussed, the tradeoffs and compromises made to work within the constraint of the existing systems are explained, and summary processing results obtained to date are given.

Leung, K.↗
NASA NTRS1974

The DLG processor: A data management executive for the engineering design integration (EDIN) system. Volume 1: Engineering description and utilization manual

The DLG processor is a Univac 1100 series computer program designed to read, modify, manipulate, and replace symbolic images. DLG is controlled by a set of user supplied directives and operates from a data base of stratified information which can be merged with the symbolic images. Data bases can be constructed and maintained in the mass storage media using the DLG directive language.

Glatt, C. R.↗
NASA NTRS1994

Automated Instrumentation and Monitoring of Data Movement for Parallel Programs

Writing efficient parallel programs is complicated by the need to select the right data structure alignments and distributions, which determine the nature and volume of inter-processor communications. A large number of performance tools for parallel programs have been developed recently to expose these inter-processor communications. However, none of them support performance views or provide statistics in terms of inter-processor data structure interactions. A performance tool that tracks the interaction between individual data structures and the context of these interactions is essential for understanding the performance of both explicit message passing programs and data-parallel languages such as HPF. In this paper we discuss the use of compiler front end tools for automatically tracking data structure movements in message passing programs, and low-overhead monitoring and postprocessing of such codes. We demonstrate that robust instrumentation and low overhead monitoring of inter-processor data structure movements is possible, with the use of a number of NAS benchmark codes, run on the i860 hypercube. We also show that the data so collected can be used effectively by post processing tools that expose performance bottlenecks using graphical displays and performance statistics.

Sarukkai, Sekhar↗