Hybrid digital-analog implementation of digital filters
Hybrid device, which is modification of counting digital filter, obtains high speed through lower precision mainly effected by substituting analog device for digital counter.
SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Hybrid device, which is modification of counting digital filter, obtains high speed through lower precision mainly effected by substituting analog device for digital counter.
Methods are described for using Landsat Thematic Mapper digital data and digital elevation models for the display of natural hazard sites in a mountainous region of northwestern Montana, USA. Hazard zones can be easily identified on the three-dimensional images. Proximity of facilities such as highways and building locations to hazard sites can also be easily displayed. A temporal sequence of Landsat TM (or similar) satellite data sets could also be used to display landscape changes associated with dynamic natural hazard processes.
The 7400 line of transistor to transistor logic (TTL) devices is emphasized almost exclusively where hardware is concerned. However, it should be noted that the logic theory contained herein applies to all hardware. Clock generators, waveform generation, signal shaping and conditioning, digital to analog conversion, and analog to digital conversion are discussed.
A new class of architecture for all-digital phase-locked loops (DPLL's) is presented in this article. These architectures, referred to as parallel DPLL (PDPLL), employ multirate digital filter banks (DFB's) to track signals with a lower processing rate than the Nyquist rate, without reducing the input (Nyquist) bandwidth. The PDPLL basically trades complexity for hardware-processing speed by introducing parallel processing in the receiver. It is demonstrated here that the DPLL performance is identical to that of a PDPLL for both steady-state and transient behavior. A test signal with a time-varying Doppler characteristic is used to compare the performance of both the DPLL and the PDPLL.
In this paper, an analysis and hardware emulation of the tracking loops for a very flexible programmable digital modem (PDM) will be presented. The modem is capable of being programmed for 2, 4, 8, 16-PSK, 16-QAM, MSK, and Offset-QPSK modulation schemes over a range of data rates from 2.34 to 300 Mbps with programmable spectral occupancy from 1.2 to 1.8 times the symbol rate; these operational parameters are executable in burst or continuous mode. All of the critical processing in both the modulator and demodulator is done at baseband with very high-speed digital hardware and memory. Quadrature analog front-ends are used for translation between baseband and the IF center frequency. The modulator is based on a table lookup approach, where precomputed samples are stored in memory and clocked out according to the incoming data pattern. The sample values are predistorted to counteract the effects of the other filtering functions in the link as well as any transmission impairments. The demodulator architecture was adapted from a joint estimator-detector (JED) mathematical analysis. Its structure is applicable to most signalling formats that can be represented in a two-dimensional space. The JED realization uses interdependent, mutually aiding tracking loops with post-detection data feedback. To expedite and provide for more reliable synchronization, initial estimates for these loops are computed in a parallel acquisition processor. The cornerstone of the demodulator realization is the pre-averager received data filter which allows operation over a broad range of data rates without any hardware changes and greatly simplifies the implementation complexity. The emulation results confirmed tracking loop operation over the entire range of operational parameters listed above, as well as the capability of achieving and maintaining synchronization at BER's in excess of 10(exp -1). The emulation results also showed very close agreement with the tracking loop analysis, and validated the resolution apportionment of the various hardware elements in the tracking loops.
A new class of architecture for all-digital phase-locked loops (DPLL's) is presented in this article. These architectures, referred to as parallel DPLL (PDPLL), employ multirate digital filter banks (DFB's) to track signals with a lower processing rate than the Nyquist rate, without reducing the input (Nyquist) bandwidth. The PDPLL basically trades complexity for hardware-processing speed by introducing parallel processing in the receiver. It is demonstrated here that the DPLL performance is identical to that of a PDPLL for both steady-state and transient behavior. A test signal with a time-varying Doppler characteristic is used to compare the performance of both the DPLL and the PDPLL.
For advanced digital space transponders, the Digital Phased-Locked Loops (DPLLs) can be designed using the available analog loops. DPLLs considered in this paper are derived from the Analog Phase-Locked Loop (APLL) using S-domain mapping techniques.
Slides for 2021 ANS-NPIC-HMIT conference
From digital engineering tools to embedded structural sensors, the use of modern tools to democratize the data and sensor fusion to inform health and maintenance decisions for the reactor and facility
Digital polynomial and adaptive feedback control system techniques for large launch vehicle guidance, stability, and control
Not provided.
Not all nanopores are created equal. By definition, nanopores have characteristic diameters or conduit widths between ~1 and 100 nm. However, the narrowest of such pores, perhaps best called Single Digit Nanopores (SDNs) and defined as those with regular diameters less than 10 nm, have only recently been accessible experimentally for precision transport measurements. This Review summarizes recent experiments on pores in this size range that yield surprising results, pointing toward extraordinary transport efficiencies and selectivities for SDN systems. These studies have identified critical gaps in our understanding of nanoscale hydrodynamics, molecular sieving, fluidic structure, and thermodynamics. These knowledge gaps are, in turn, an opportunity to discover and understand fundamentally new mechanisms of molecular and ionic transport at the nanometer scale that may inspire a host of new technologies, from novel membranes for separations and water purification to new gas-permeable materials and energy storage devices. Furthermore, we highlight seven critical knowledge gaps in the study of SDNs and identify the need for new approaches to address these topics.
Not Available
Not provided.
Digital noise reduction in hybrid computers
Digital filter generation and application routines for computer with FORTRAN 4 compiler
Programmable digital compensator for single high performance control loop servomechanisms
Digital computer module for control of iterative analog computer system