Search NASA⌕ Search

SEARCH · Search NASA

Results for “Microelectronic”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 91 records · Page 5
All sourcesNASA NTRSDOE OSTI
DOE OSTI2022

Communication—Electrodeposition of Indium Directly on Silicon

Direct electrodeposition of indium onto silicon paves the way for advances in microelectronics, photovoltaics, and optoelectronics. Indium is generally electrodeposited onto silicon utilizing a physically or thermally deposited metallic seed layer. Eliminating this layer poses benefits in microelectronics by reducing resistive interfaces and in vapor-liquid-solid conversion to III-V material by allowing direct contact to the single-crystal silicon substrate for epitaxial conversion. We investigated conditions to directly electrodeposit indium onto n-type Si(100). We illustrate that a two-step galvanostatic plating at low temperatures can consistently produce smooth, continuous films of indium over large areas, in bump morphologies, and conformally into inverted pyramids.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
DOE OSTI2020

Thin Film Characterization on Cu/SnAg Solder Interface for 3D Packaging Technologies

Copper is a commonly used interconnect metal in microelectronic interconnects due to its exceptional electrical and thermal properties. Particularly in applications of the 2.5 and 3D integration, Cu is utilized in through-silicon-vias (TSVs) and flip chip interconnects between microelectronic chips for providing miniaturization, lower power and higher performance than current 2D packaging approaches. Furthermore, SnAg capped Cu pillars are a common high-density interconnect technology for flip chip bonding. For these interconnects, specific properties of the Cu surface, such as roughness and cleanliness, are an important factor in the process to ensure quality solder bumps. During electroplating, tight processing parameters must be met so that defects are avoided, and high bump uniformity is achieved. An understanding of the interactions at the solder and Cu pillar interface is needed, based on the electroplating parameters, to determine the best method for populating solder on the wafer surface. In this study, surface treatment techniques such as oxygen plasma cleaning were performed on the Cu surfaces and the SnAg plating chemistry for depositing the solder were evaluated through hull cell testing to qualitatively determine the range of current densities to investigate. It was observed that current density while plating played a large role in solder bump deposition morphology. At the higher current densities greater than 60 mA/cm 2 , bump height non-uniformity and dendritic growth are observed and at lower current densities, less than or equal to 60 mA/cm 2 , uniform, continuous bump height occurred.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Non-Equilibrium Processes, Stability, Design and Control of Pulsed Plasmas for Materials Processing

The energy and angle of impact of ions, interspersed with fluxes of neutral radicals, on the surface of wafers during plasma materials processing are critical parameters for the fabrication of microelectronic devices, nanostructure materials and biocompatible materials. This sensitivity extends to nearly all applications of plasmas to materials processing and surface modification. Low temperature plasmas for plasma materials processing have traditionally used continuously excited plasmas. However, pulsed plasma processing is an enabling technology for achieving finer resolution of microelectronics fabrication and for producing unique surface properties in a wide range of applications. This research project is addressing fundamental plasma physics issues in materials processing – the control of pulsed plasmas and the means for optimizing plasma produced reactant fluxes.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗
DOE OSTI2020

5G Enabled Energy Innovation: Advanced Wireless Networks for Science

Digital wireless communication has become a foundational technology for the nation. The U.S. Department of Energy’s Office of Science (DOE-SC) is the Nation’s largest supporter of basic research in the physical sciences discovering new materials, designing advanced microelectronics, and understanding the physics of radio frequency signaling. The expanding national rollout of a new fifth-generation (5G) mobile network, coupled with the torrent of scientific data generated by next-generation devices such as battery-powered Internet of Things (IoT) sensors, has created an urgent need to enhance cutting-edge wireless technology. Breakthroughs in the deployment, integration, security, and operational range of wireless networking can provide new scientific capabilities for the next decade - from autonomous mobile instruments for scientific user facilities to intelligent sensors networks distributed over thousands of kilometers to study environmental processes. To realize this promise, however, we must continue to drive innovations in computing, artificial intelligence (AI), advanced materials, high-speed networking, and microelectronics. In March 2020, the DOE-SC convened a workshop to identify the potential opportunities and explore the scientific challenges of advanced wireless technologies.

42 ENGINEERING↗
DOE OSTI2021

Manipulation of Hole Spin Transport in Germanium

Downscaling of the silicon metal-oxide-semiconductor field-effect transistor technology is expected to reach a fundamental limit soon. A paradigm shift in computing is occurring. Spin field-effect transistors are considered a candidate architecture for next-generation microelectronics. Being able to leverage the existing infrastructure for silicon, a spin field-effect transistor technology based on group IV heterostructures will have unparalleled technical and economical advantages. For the same material platform reason, germanium hole quantum dots are also considered a competitive architecture for semiconductor-based quantum technology. In this project, we investigated several approaches to creating hole devices in germanium-based materials as well as injecting hole spins in such structures. We also explored the roles of hole injection in wet chemical etching of germanium. Our main results include the demonstration of germanium metal-oxide-semiconductor field-effect transistors operated at cryogenic temperatures, ohmic current-voltage characteristics in germanium/silicon-germanium heterostructures with ferromagnetic contacts at deep cryogenic temperatures and high magnetic fields, evaluation of the effects of surface preparation on carrier mobility in germanium/silicon- germanium heterostructures, and hole spin polarization through integrated permanent magnets. These results serve as essential components for fabricating next-generation germanium-based devices for microelectronics and quantum systems.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2023

IMS Rapid Response 2023-2 (RR 2023-RND-2): Magnetic order in layered bismuthide RhMnBi 3 (Final Report)

Microelectronics are technologies (mostly theoretical at this point) to create electronic circuits with components of atomic length scale. One of the key materials innovations enabling this technology is exfoliatable two-dimensional materials. These materials allow thin sheets of only a few atoms thick to be easily created in the laboratory. More and more of these materials are reported every year, but few have been characterized in detail. Thus a major goal in materials research in pursuit of microelectronic devices is characterizing newly discovered materials to evaluate their properties. The goal of this project was the measure and understand the magnetic order in a newly discovered van der Waals magnet RhMnBi 3 . Bulk property experiments indicated very complicated magnetic behavior, with multiple phase transitions between 2K and 300K (room temperature). This potentially indicated highly sensitive and tunable magnetism appropriate for single-layer magnetic switches and sensors.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Final Technical Report - Rapid Surface Microanalysis using a Low Temperature Plasma

This project focused on improving our current understanding and scientific knowledge in the area of plasma-surface interactions and plasma assisted material synthesis related to advanced microelectronics and nanotechnology. Current challenges include: controlling the interaction of Low Temperature Plasma (LTP) with a single layer of atoms to manufacture integrated circuits, continued miniaturization of integrated circuits, LTP processing of material surfaces and thin films to enable industrial scale fabrication of advanced microelectronics, synthesis of new materials, nanomaterials, nanotubes, and complex materials, Technology developed in this subtopic is of value to either (i) enable scans of surfaces (~1 sq. cm area) using various microscopies (electron, optical, other) at high resolution (micron or sub-micron resolution) rapidly (hours or days rather than years to complete a high-resolution scan of such a large surface area), or (ii) enable scans of surfaces (~1 sq. cm area) using various microscopies (electron, optical, other) at relatively low resolution rapidly, then apply algorithms to select spots for micron-scale imaging. Sputtering occurs when particles of a solid material are ejected from its surface by energetic particles from a plasma. While the degradation of the solid material and the subsequent deposition of the ejected material onto vulnerable surfaces are the usual subjects of sputtering studies, plasma science has yet to be combined with sputtering to create new diagnostics devices and systems. Small changes in the design of the plasma discharge device make it possible to create broad plasma beams for rapid scanning or small plasma beams to obtain the distribution of ejected elements with micron resolution. In the high-resolution use, the ion flux is extracted from the gas-discharge plasma and focused by a spherical emission surface to micron sizes onto the target specimen, providing very local sputtering and local elemental analysis. We call this “self-focusing”. The radiation from the excited and ionized sputtered atoms is recorded by a spectrometer through a window and fiberglass cable and analyzed with standard software packages used for optical glow discharge spectroscopy. Computer simulations of beam formation were used to verify and optimize the designs to be tested. A prototype was designed, constructed, and used to start experiments of beam formation.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗
DOE OSTI2022

Thermal stability of antiferroelectric-like Al:HfO 2 thin films with TiN or Pt electrodes

HfO 2 -based antiferroelectric-like thin films are increasingly being considered for commercial devices. However, even with initial promise, the temperature sensitivity of electrical properties such as loss tangent and leakage current remains unreported. 50 nm thick, 4 at. % Al-doped HfO 2 thin films were synthesized via atomic layer deposition with both top and bottom electrodes being TiN or Pt. A study of their capacitance vs temperature showed that the Pt/Al:HfO 2 /Pt had a relative dielectric permittivity of 23.30 ± 0.06 at room temperature with a temperature coefficient of capacitance (TCC) of 78 ± 86 ppm/°C, while the TiN/Al:HfO 2 /TiN had a relative dielectric permittivity of 32.28 ± 0.14 at room temperature with a TCC of 322 ± 41 ppm/°C. The capacitance of both devices varied less than 6% over 1 to 1000 kHz from –125 to 125 °C. Both capacitors maintained loss tangents under 0.03 and leakage current densities of 10 –9 –10 –7 A/cm 2 between –125 and 125 °C. The TiN/Al:HfO 2 /TiN capacitor maintained an energy storage density (ESD) of 18.17 ± 0.79 J/cm 3 at an efficiency of 51.79% ± 2.75% over the –125 to 125 °C range. The Pt/Al:HfO 2 /Pt capacitor also maintained a stable ESD of 9.83 ± 0.26 J/cm 3 with an efficiency of 62.87% ± 3.00% over the same temperature range. Finally, such low losses in both capacitors along with their thermal stability make antiferroelectric-like, Al-doped HfO 2 thin films a promising material for temperature-stable microelectronics.

36 MATERIALS SCIENCE↗
DOE OSTI2022

Thermoelectric coolers for high-power-density 3D electronics heat management

Future advancements in three-dimensional (3D) electronics require robust thermal management methodology. Thermoelectric coolers (TECs) are reliable and solid-state heat pumping devices with high cooling capacity that can meet the requirements of emerging 3D microelectronic devices. In this work, we first provide the design of TECs for electronics cooling using a computational model and then experimentally validate the main predictions. Key device parameters such as device thickness, leg density, and contact resistance were studied to understand their influence on the performance of TECs. Our results show that it is possible to achieve high cooling power density through optimization of TE leg height and packing density. Scaling of TECs is shown to provide ultra-high cooling power density.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗
DOE OSTI2022

A Perspective on ferroelectricity in hafnium oxide: Mechanisms and considerations regarding its stability and performance

Ferroelectric hafnium oxides are poised to impact a wide range of microelectronic applications owing to their superior thickness scaling of ferroelectric stability and compatibility with mainstream semiconductors and fabrication processes. For broad-scale impact, long-term performance and reliability of devices using hafnia will require knowledge of the phases present and how they vary with time and use. In this Perspective article, the importance of phases present on device performance is discussed, including the extent to which specific classes of devices can tolerate phase impurities. Following, the factors and mechanisms that are known to influence phase stability, including substituents, crystallite size, oxygen point defects, electrode chemistry, biaxial stress, and electrode capping layers, are highlighted. Herein, discussions will focus on the importance of considering both neutral and charged oxygen vacancies as stabilizing agents, the limited biaxial strain imparted to a hafnia layer by adjacent electrodes, and the strong correlation of biaxial stress with resulting polarization response. Areas needing additional research, such as the necessity for a more quantitative means to distinguish the metastable tetragonal and orthorhombic phases, quantification of oxygen vacancies, and calculation of band structures, including defect energy levels for pure hafnia and stabilized with substituents, are emphasized.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Voltage waveform tailoring for high aspect ratio plasma etching of SiO 2 using Ar/CF 4 /O 2 mixtures: Consequences of low fundamental frequency biases

The use of non-sinusoidal waveforms in low pressure capacitively coupled plasmas intended for microelectronics fabrication has the goal of customizing ion and electron energy and angular distributions to the wafer. One such non-sinusoidal waveform uses the sum of consecutive harmonics of a fundamental sinusoidal frequency, f 0 , having a variable phase offset between the fundamental and even harmonics. In this paper, we discuss results from a computational investigation of the relation between ion energy and DC self-bias when varying the fundamental frequency f 0 for capacitively coupled plasmas sustained in Ar/CF 4 /O 2 and how those trends translate to a high aspect ratio etching of trenches in SiO 2 . The fundamental frequency, f 0 , was varied from 1 to 10 MHz and the relative phase from 0° to 180°. Two distinct regimes were identified. Average ion energy onto the wafer is strongly correlated with the DC self-bias at high f 0 , with there being a maximum at φ = 0° and minimum at φ = 180°. In the low frequency regime, this correlation is weak. Average ion energy onto the wafer is instead dominated by dynamic transients in the applied voltage waveforms, with a maximum at φ = 180° and minimum at φ = 0°. The trends in ion energy translate to etch properties. In both, the high and low frequency regimes, higher ion energies translate to higher etch rates and generally preferable final features, though behaving differently with phase angle.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Effect of fabrication processes on BaTiO 3 capacitor properties

There is an increasing desire to utilize complex functional electronic materials such as ferroelectrics in next-generation microelectronics. As new materials are considered or introduced in this capacity, an understanding of how we can process these materials into those devices must be developed. Here, the effect of different fabrication processes on the ferroelectric and related properties of prototypical metal oxide (SrRuO 3 )/ferroelectric (BaTiO 3 )/metal oxide (SrRuO 3 ) heterostructures is explored. Two different types of etching processes are studied, namely, wet etching of the top SrRuO 3 using a NaIO 4 solution and dry etching using an Ar + -ion beam (i.e., ion milling). Polarization-electric-field hysteresis loops for capacitors produced using both methods are compared. For the ion-milling process, it is found that the Ar + beam can introduce defects into the SrRuO 3 /BaTiO 3 /SrRuO 3 devices and that the milling depth strongly influences the defect level and can induce a voltage imprint on the function. Realizing that such processing approaches may be necessary, work is performed to ameliorate the imprint of the hysteresis loops via ex situ “healing” of the process-induced defects by annealing the ferroelectric material in a barium-and-oxygen-rich environment via a chemical-vapor-deposition-style process. This work provides a pathway for the nanoscale fabrication of these candidate materials for next-generation memory and logic applications.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Embracing disorder in quantum materials design

Many of the most exciting materials discoveries in fundamental condensed matter physics are made in systems hosting some degree of intrinsic disorder. While disorder has historically been regarded as something to be avoided in materials design, it is often of central importance to correlated and quantum materials. This is largely driven by the conceptual and theoretical ease to handle, predict, and understand highly uniform systems that exhibit complex interactions, symmetries, and band structures. In this Perspective, we highlight how flipping this paradigm has enabled exciting possibilities in the emerging field of high entropy materials, focusing primarily on high entropy oxide and chalcogenide quantum materials. These materials host high levels of cation or anion compositional disorder while maintaining unexpectedly uniform single crystal lattices. The diversity of atomic scale interactions of spin, charge, orbital, and lattice degrees of freedom are found to emerge into coherent properties on much larger length scales. Thus, altering the variance and magnitudes of the atomic scale properties through elemental selection can open new routes to tune global correlated phases, such as magnetism, metal–insulator transitions, ferroelectricity, and even emergent topological responses. The strategy of embracing disorder in this way provides a much broader pallet from which functional states can be designed for next-generation microelectronic and quantum information systems.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2025

Multistate resistance in TaN/(Hf,Zr)O 2 /Ta ferroelectric tunnel junctions

Ferroelectric tunnel junctions (FTJs) utilizing hafnium zirconium oxide (HZO) have emerged as promising non-volatile memory elements for microelectronics, compatible with back end of line (BEOL) complementary–metal–oxide semiconductor fabrication. This study investigates asymmetric electrode TaN/HZO/Ta devices with a 6 nm thick HZO layer as FTJs for multistate resistive memory applications. The individual FTJs exhibit a resistance ratio exceeding 10× when utilized as a binary state device, with pulsing between −1.7 and +1.4 V to set the high resistance state (HRS) and low resistance state (LRS), respectively. Following with reduced write voltage pulses allows the ferroelectric device to operate with a selection of over 32 distinct resistance states (2 5 bits) between the LRS and HRS. This work then explores the stability of the resistance states during write/read pulse cycling, along with the stability of the state after multiple read pulses. Accessing the multibit state shows stability within 50 reads with the binary state remaining stable for more than 4000 reads pulses. With their multistate tunability and versatility, FTJs hold promise as BEOL memory elements for compute-in-memory (CiM) arrays, binary digital memory, or weighted vector matrix multiplication applications with low power consumption during computations.

CMOS↗
DOE OSTI2025

Surrogate models to optimize plasma-assisted atomic layer deposition in high aspect ratio features

In this work, we explore surrogate models to optimize plasma enhanced atomic layer deposition (PEALD) in high aspect ratio features. In plasma-based processes such as PEALD and atomic layer etching (ALE), surface recombination can dominate the reactivity of plasma species with the surface, which can lead to unfeasibly long exposure times to achieve full conformality inside nanostructures like high aspect ratio vias. Using a synthetic dataset based on simulations of PEALD, we train artificial neural networks to predict saturation times based on cross section thickness data obtained for partially coated conditions. The results obtained show that just two experiments in undersaturated conditions contain enough information to predict saturation times within 10% of the ground truth. A surrogate model trained to determine whether surface recombination dominates the plasma–surface interactions in a PEALD process achieves 99% accuracy. This demonstrates that machine learning can provide a new pathway to accelerate the optimization of PEALD processes in areas such as microelectronics. Our approach can be easily extended to ALE and more complex structures.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗
DOE OSTI2026

Accelerating kinetic plasma simulations with machine-learning-generated initial conditions

Computational models of plasma technologies often solve for the system operating conditions by time-stepping an initial value problem to a quasi-steady solution. However, the strongly nonlinear and multi-timescale nature of plasma dynamics often necessitate millions, or even hundreds of millions, of steps to reach convergence, reducing the effectiveness of these simulations for computer-aided engineering. We consider acceleration of kinetic plasma simulations via data-driven machine-learning-generated initial conditions, which initialize the simulations close to their final quasi-steady-state, thereby reducing the number of steps to reach convergence. Three machine-learning models are developed to predict the density and ion kinetic profiles of capacitively coupled plasma discharges relevant to the microelectronics industry. The models are trained on kinetic simulations over a range of device operating frequencies and pressures. Best performance was observed when simulations were initialized with ion kinetic profiles generated by a convolutional neural network, reducing the mean number of steps to reach convergence by 17.1× when compared to initialization with a zero-dimensional global model. We also outline a workflow for continuous data-driven model improvement and simulation speedup, with the aim of generating sufficient data for full device digital twins.

Artificial neural networks↗
DOE OSTI2020

Mathematics of Gas Ingress of Hermetic Packages

Herein, we have derived a gas ingress and egress equation from the first principles of ideal gases. This work is intended to benefit the hermetic microelectronics packaging community, but it may be applied to other fields that require a deep understanding of gas ingress and egress dynamics. The equation outlined herein encompasses package material properties, package characteristics, hermetic testing conditions, and service conditions. It serves as a practical utility for calculating package pressure changes due to gas ingress and egress and, therefore, a power tool for component and system service life predictions.

42 ENGINEERING↗
DOE OSTI2022

Voltage waveform tailoring for high aspect ratio plasma etching of SiO 2 using Ar/CF 4 /O 2 mixtures: Consequences of ion and electron distributions on etch profiles

The quality of high aspect ratio (HAR) features etched into dielectrics for microelectronics fabrication using halogen containing low temperature plasmas strongly depends on the energy and angular distribution of the incident ions (IEAD) onto the wafer, as well as potentially that of the electrons (EEAD). Positive ions, accelerated to high energies by the sheath electric field, have narrow angular spreads and can penetrate deeply into HAR features. Electrons typically arrive at the wafer with nearly thermal energy and isotropic angular distributions and so do not directly penetrate deeply into features. These differences can lead to positive charging of the insides of the features that can slow etching rates and produce geometric defects such as twisting. In this work, we computationally investigated the plasma etching of HAR features into SiO 2 using tailored voltage waveforms in a geometrically asymmetric capacitively coupled plasma sustained in an Ar/CF 4 /O 2 mixture at 40 mTorr. The tailored waveform consisted of a sinusoidal wave and its higher harmonics with a fundamental frequency of 1 MHz. We found that some degree of control of the IEADs and EEADs is possible by adjusting the phase of higher harmonics φ through the resulting generation of electrical asymmetry and electric field reversal. However, the IEADs and EEADs cannot easily be separately controlled. The control of IEADs and EEADs is inherently linked. The highest quality feature was obtained with a phase angle φ = 0° as this value generated the largest (most negative) DC self-bias and largest electric field reversal for accelerating electrons into the feature. That said, the consequences of voltage waveform tailoring (VWT) on etched features are dominated by the change in the IEADs. Although VWT does produce EEADs with higher energy and narrower angular spread, the effect of these electrons on the feature compared to thermal electrons is not large. Finally, this smaller impact of VWT produced EEADs is attributed to thermal electrons being accelerated into the feature by electric fields produced by the positive in-feature charging.

47 OTHER INSTRUMENTATION↗