Search NASA⌕ Search

SEARCH · Search NASA

Results for “hardware testing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 91 records · Page 5

The Mu2e crystal calorimeter

The Mu2e experiment at Fermilab will search for the charged-lepton flavour violating conversion of negative muons into electrons in the coulomb field of an Al nucleus, planning to reach a single event sensitivity of about $3\cdot10^{−17}$, four orders of magnitude beyond the current best limit.The conversion electron has a clear monoenergetic signature at 104.967 MeV, slightly below the muon rest mass, and will be identified by a complementary measurement carried out by a high-resolution tracker and an electromagnetic calorimeter (EMC). The calorimeter is composed of 1348 pure CsI crystals, each read by two custom UV-extended SiPMs, that are arranged in two annular disks. The EMC should achieve better than 10% energy resolution and 500 ps timing resolution for 100 MeV electrons and maintain extremely high levels of reliability and stability and in a harsh operating environment with high vacuum, 1 T B-field and radiation exposures up to 100 krad and $10^{12} \rm{n}_\rm{1MeVeq}/\rm{cm}^{2}$.The calorimeter technological choice, along with the design of the custom front-end electronics, cooling and mechanical systems were validated through an electron beam test on a large-scale 51-crystals prototype (Module-0) and extensive test campaigns that characterised and verified the performance of crystals, photodetectors, analogue and digital electronics. This included hardware stress tests and irradiation campaigns with neutrons, protons, and photons.The production and QC phases of all calorimeter components is completed apart for the digital electronics that has been revised for improving its resilience to SEU and SEL. A series of vertical slice tests with the final electronics is being carried out on the Module-0 at LNF along with the implementation and validation of the calibration procedures. The first disk has been assembled in 2022 while the second disk is under assembly at the moment of writing. Status of construction will be summarised, along with plans for commissioning and first calibration of the fully assembled disks.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Automating Testing of DUNE Electronics via a Finite State Machine

The Deep Underground Neutrino Experiment (DUNE) is a flagship international collaboration designed to study neutrinos—tiny, nearly massless particles that may hold answers to fundamental questions about the Universe. Fermilab’s Robotic Test Stand (RTS) plays a critical role in ensuring the quality of approximately 50,000 Application-Specific Integrated Circuit (ASIC) chips that will be used in DUNE’s massive liquid argon detectors. These electronics will be inside the cryostat; therefore, they will need to have a high yield of working chips and low noise. To improve the automation and reliability of the RTS, this project focused on designing and implementing a Python-based finite state machine (FSM) to manage chip handling workflows. The FSM was developed as a modular software framework to coordinate robotic arm movements, manage chip tray positions, and monitor system states during testing. Key features include robust error handling routines, a pause/resume system for safe mid-cycle interruptions, and a simulation mode for iterative testing without hardware dependencies. The system was designed to prepare for seamless integration with RTS hardware components such as the robotic arm and vision system. This integration will streamline collaboration and enable efficient deployment of updates across the six institutions performing testing. The outcomes of this internship contribute to Fermilab’s mission to advance high-energy physics and support the DOE’s national goals by directly improving the testing of equipment to be used in DUNE. The project also provided valuable experience in software design and contributing to the success of DUNE.

Kang, Caleb [Fermilab]↗

Automating Testing of DUNE Electronics via a Finite State Machine

The Deep Underground Neutrino Experiment (DUNE) is a flagship international collaboration designed to study neutrinos tiny, nearly massless particles that may hold answers to fundamental questions about the Universe. Fermilab s Robotic Test Stand (RTS) plays a critical role in ensuring the quality of approximately 50,000 Application-Specific Integrated Circuit (ASIC) chips that will be used in DUNE s massive liquid argon detectors. These electronics will be inside the cryostat; therefore, they will need to have a high yield of working chips and low noise. To improve the automation and reliability of the RTS, this project focused on designing and implementing a Python-based finite state machine (FSM) to manage chip handling workflows. The FSM was developed as a modular software framework to coordinate robotic arm movements, manage chip tray positions, and monitor system states during testing. Key features include robust error handling routines, a pause/resume system for safe mid-cycle interruptions, and a simulation mode for iterative testing without hardware dependencies. The system was designed to prepare for seamless integration with RTS hardware components such as the robotic arm and vision system. This integration will streamline collaboration and enable efficient deployment of updates across the six total institutions performing testing. The outcomes of this internship contribute to Fermilab s mission to advance high-energy physics and support the DOE s national goals by directly improving the testing of equipment to be used in DUNE. The project also provided valuable experience in software design and contributing to the success of DUNE.

Kang, Caleb [William Rainey Harper Coll.]↗

Study of the Protection Improvements for a Weak Grid Area With High Inverter-Based Resources (IBRs)

This project designs enhanced protection scheme for the real-world weak grid area with a high penetration of IBRs. As the existing protection schemes are originally designed for traditional synchronous machines, we first evaluate if the protection scheme will continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with IBR original equipment manufacturer black-box models is used to perform fault studies and generate COMTRADE data, which are replayed by a real-time digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBR-only scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. Enhanced protection is designed to address the challenge of lack of negative sequence current from IBRs, including increased restraining factors a2 and k2 to block 32Q or using V instead QV ORDER for ground faults, enhanced mho distance element with voltage and phase angle supervision for L-L faults. The efficacy of enhanced protection logic is validated and proven to work reliably. Additionally, IEEE Std. 2800-2022 negative sequence current compliant GFL and GFM IBRs from another vendor are tested and proven to work reliably without need for enhanced logic. Therefore, this work provides valuable decision-making for utilities facing protection system challenges due to IBRs, either designing enhanced protection scheme or requesting their IBRs being IEEE Std. 2800-2022 compliant to produce regulated negative sequence current for protection relay to make correct decision.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Evaluating Protection System Performance for a Real-World Weak Grid Area With High Inverter-Based Resources

This paper evaluates an existing protection scheme implemented in a real-world weak grid area with a high penetration of inverter-based resources (IBRs). The study aims to assess the reliability and adequacy of protection schemes originally designed for traditional synchronous machine systems and determine whether they can continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with an IBR original equipment manufacturer black-box model is used to perform fault studies and generate COMTRADE data, which are replayed by a realtime digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBRonly scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. These findings provide utilities with valuable insights for improving their protection systems in high-IBRs.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Evaluating Protection System Performance for a Real-World Weak Grid Area With High Inverter-Based Resources: Preprint

This paper evaluates an existing protection scheme implemented in a real-world weak grid area with a high penetration of inverter-based resources (IBRs). The study aims to assess the reliability and adequacy of protection schemes originally designed for traditional synchronous machine systems and determine whether they can continue to operate reliably in systems with high levels of IBRs. Hardware relays are tested using a controller-hardware-in-the-loop setup. PSCAD electromagnetic transient simulation with an IBR original equipment manufacturer black-box model is used to perform fault studies and generate COMTRADE data, which are replayed by a real-time digital simulator (RTDS) to feed input to the hardware relays. Three scenarios are analyzed: normal operation, an N-1 contingency, and an IBR-only scenario. The evaluation results reveal the following: 1) the protection scheme remains reliable under normal conditions and N-1 contingencies and 2) in IBR-only scenarios, differential protection (87L) continues to operate reliably, whereas local protection elements, such as distance and directional elements, fail because of the lack of regulated negative sequence current contributed by IBRs. These findings provide utilities with valuable insights for improving their protection systems in high-IBRs.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Impedance Based Fixture Neutralization (FINE) Method to Replicate Field Environments in Laboratory Settings

Test article vibration test responses will vary from one test laboratory to another due to differences in shaker and fixture dynamic characteristics. This is also seen between the field and laboratory due to the differing dynamic characteristics between field assembly loading and boundary conditions compared to the laboratory configuration. This work introduces a technique called Impedance Fixture Neutralization which customizes input forces to cause consistent responses for the Device Under Test across different vibration testing conditions. The customized force neutralizes the dynamic variations between configurations for the Device Under Test. The device responses can be replicated in several situations: when using a different fixture with the same attachment points, when the test article mounting location on the fixture changes, when the force location changes, or any combination of these situations. Impedance Fixture Neutralization uses the uncoupled dynamic characteristics of the test article and excitation fixtures to customize the input thereby causing the same test article responses between two mounting configurations (either field to laboratory or two different laboratory configurations). The application of the technique is shown using an analytical model of a two-beam system and analytically using experimental FRFs from plate and frame component hardware characterization tests. In both cases a device under test is attached to two test fixtures wherein the dynamic differences in the configurations are neutralized.

Laboratory↗

Evaluation of a streaming readout solution for Jefferson Lab experiments

Jefferson Lab (JLab) operates the CEBAF accelerator that provides a high energy (up to 12 GeV) and high current (up to 150 µA) polarized electron beam for fixed target experiments. JLab's mission is to provide substantial progress in understanding the Quantum Chromo Dynamics (QCD), the current theory of the spectrum and the dynamics of hadronic matter. Given the broad scientific program a general-purpose detector, CLAS12, has been designed and constructed. Such a detector requires a sophisticated trigger and current experiments use an on-line FPGA-based system that relies upon custom firmware and electronics both of which are difficult reconfigure from one experiment to the next. To overcome these challenges transitioning to a streaming readout has been proposed since it would allow a more flexible, easier to debug, software trigger to be developed. To facilitate this JLab is gaining experience with streaming readout systems and is actively working to design and test a streaming data acquisition architecture. Significant work has already been done to make existing front-end electronics compatible with operation in streaming mode. Software-wise, much work remains to be done but an existing framework, TriDAS, which was developed for underwater neutrino telescopes can, in principle, be used with the existing JLab hardware. A test stand is already in place in the INDRA DAQ development lab at JLab. This paper will present the development of this TriDAS based test system and it?s operation in-beam using parts of the CLAS12 detector to evaluate streaming readout for a large general purpose detector.

Battaglieri, Marco↗

Summer 2025 SULI: Nucleus ID, TinyTPC, and Scientific Communication

This paper summarizes my work during the Summer 2025 SULI internship, which focused on two main projects and broader scientific development. The first project involved improving the particle identification (PID) of protons, deuterons, and tritons using PIDA distributions and template fitting, with the goal of modeling nuclear final-state interactions (FSI) and testing the robustness of the method against systematic uncertainties. These techniques pave the way for future application to LArTPC data from the ICARUS detector. The second project centered on the optimization and data-taking of the TinyTPC detector, a compact LArTPC used for high-resolution low-energy measurements. I adjusted gain and threshold parameters, performed hardware validation tests, and developed analysis strategies to extract meaningful physics from collected data. Throughout the summer, I also enhanced my scientific communication and mentorship skills through presentations, collaborative analysis, and peer guidance.

McCright, Hannah [Maryland U.]↗

Converter-Interfaced CHP Plant for Improved Grid-Integration, Flexibility and Resiliency

GE Research and its partner GE Renewables have proposed the use of an interface converter solution to increase the penetration of small to medium-sized CHP (1MWe to 20MWe) into distribution grids and improve their flexibility and grid support capability. Indeed, the proposed interface converter solution thanks to presence of the grid-ready inverter, allows to streamline the compliance to grid codes requirements, reduce the interconnection delays and costs and ultimately one of the main barriers for CHP adoption by commercial and industrial facilities. An additional benefit provided by the interface converter is the use of the grid-ready inverter for reactive power which eliminates the need of sizing the generator for that capability. These two benefits highly favor the economic feasibility of converter-interfaced CHP. Five user cases, each in one of the leading U.S states for CHP potential reported by the DOE in its estimation of the U.S Technical Potential of CHP, were selected to compare the economic performances of converter-interfaced CHP as compared with directly-coupled. They include a college campus in California, a hospital in New York, a water reclamation plant in Texas, a hotel in Minnesota, and a large office building in Pennsylvania. Results showed that, the presence of the interface converter allows to increase the return on investment (ROI) by 0.5 to 2 percentage points in most of the cases (4 of 5). Indeed, the interface converter by shortening the interconnection process allows to accelerate revenues while reducing interconnection costs. Added to the reduced cost of the required generator these savings trade favorably the capital cost of the converter. The analysis also showed that the profitability of the converter-interfaced CHP is highly sensitive to the energy price, interconnection delay, and converter cost. However, it appears that if the interface converter can shorten the interconnection process by at least 6 months, adopting this solution will be more economically viable than directly-coupled configuration in almost all the +23,000 sites of the U.S Technical Potential CHP. The evaluation of the benefits of a converter-interfaced CHP also showed that it enables higher ROI when coupled with other distributed energy resources (DER) such as battery energy systems (BESS) or solar photovoltaic (PV). Indeed, in those scenario, the grid-ready inverter included in the interface converter eliminates the need of separate inverters if DC-coupling is used. On the technical performance, it has been verified that the presence of the interface converter allows to reduce by 70% to 80% the CHP short-circuit contribution to grid faults. This not only reduces the mechanical and thermal stresses exposed to the CHP electrical components but also increases the grid hosting capacity which ultimately enables higher penetrations CHP. Another key benefit of the interface converter validated with hardware-in-the-loop simulations and testing is its superior capability for reactive power support. Indeed, using a power hardware testbed with two +700kW inverters configured in back-to-back, a microgrid controller and actual facilities loads it was demonstrated that the presence of the interface converter can help maintain a power factor near ~1 or regulate the voltage to ~1.0pu at the point of common coupling. This benefit can be highly valuable if in the future, due to higher penetration of renewable distributed energy resources (DER), utilities start billing demand charge based on kVA instead of kW as currently. It was also validated that converter-interfaced CHP can dispatch heat and power commands and seamlessly switch between the two modes while consistently controlling the power factor or voltage at PCC. Indeed, the power hardware testing showed that grid-connected converter-interfaced CHP can follow either the power or heat demand while maintaining a unity power factor at converter output. This research proved that the adoption of an interface converter as the solution for interconnection of CHP system into the distribution grid can greatly improve the economic feasibility of small to medium-sized CHP as well as the plant power quality, flexibility and resiliency. Additionally, it allows increased penetrations of CHP into the distribution grid, extends their grid support capability, and facilitates the integration of BESS and PV DER by streamlining their collocation within the same facilities. This ultimately provides an opportunity for commercial and small industrial facilities in the U.S to accelerate their energy transition thanks to the high energy efficiency of CHP systems and its reliable, flexible, and resilient microgrid operation when interconnected with an interface converter.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Packaging HEP Heterogeneous Mini-apps for Portable Benchmarking and Facility Evaluation on Modern HPCs

High Energy Physics (HEP) experiments are making increasing use of GPUs and GPU dominated High Performance Computer facilities. Both the software and hardware of these systems are rapidly evolving, creating challenges for experiments to make informed decisions as to where they wish to devote resources. In its first phase, the High Energy Physics Center for Computational Excellence (HEP-CCE) produced portable versions of a number of heterogeneous HEP mini-apps, such as p2r, FastCaloSim, Patatrack and the WireCell Toolkit, that exercise a broad range of GPU characteristics, enabling cross platform and facility benchmarking and evaluation. However, these miniapps still require a significant amount of manual intervention to deploy on a new facility. We present our work in developing turn-key deployments of these mini-apps, where by means of containerization and automated configuration and build techniques such as Spack, we are able to quickly test new hardware, software, environments and entire facilities with minimal user intervention, and then track performance metrics over time.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗

Packaging HEP Heterogeneous Mini-apps for Portable Benchmarking and Facility Evaluation on Modern HPCs

High Energy Physics (HEP) experiments are making increasing use of GPUs and GPU dominated High Performance Computer facilities. Both the software and hardware of these systems are rapidly evolving, creating challenges for experiments to make informed decisions as to where they wish to devote resources. In its first phase, the High Energy Physics Center for Computational Excellence (HEP-CCE) produced portable versions of a number of heterogeneous HEP mini-apps, such as \ptor, FastCaloSim, Patatrack and the WireCell Toolkit, that exercise a broad range of GPU characteristics, enabling cross platform and facility benchmarking and evaluation. However, these mini-apps still require a significant amount of manual intervention to deploy on a new facility. We present our work in developing turn-key deployments of these mini-apps, where by means of containerization and automated configuration and build techniques such as Spack, we are able to quickly test new hardware, software, environments and entire facilities with minimal user intervention, and then track performance metrics over time.

Atif, Mohammad [Brookhaven] (ORCID:000000026889770↗

Optimal Power Hardware-in-the-Loop Interfacing: Applying Modern Control For Design and Verification of High-Accuracy Interfaces

Here, we develop a novel approach to designing power hardware-in-the-loop (PHIL) simulation interfaces that maximizes simulation bandwidth and accuracy by leveraging a modern control framework that explicitly considers objectives on accuracy and can automatically synthesize an optimal controller that meets these objectives while stabilizing the closed-loop system. The method developed improves upon common approaches to PHIL interface design that typically involve multiple design steps for manual compensation and stabilization design that can result in interfaces that are stable but have suboptimal bandwidth and accuracy. The approach developed is general and can be applied to most PHIL system configurations. The modeling framework allows for the inclusion of scaling factors and hardware-under-test current injection models that are common to practical PHIL simulations and have significant impacts on stability. We also present practical methods and metrics for verifying the absolute accuracy of PHIL simulation results without relying on relative comparisons to potentially inaccurate models or previous simulation results. We demonstrate the accuracy evaluation method and show the improved performance achievable when using the optimal PHIL interface design approach in an experimental case study involving a 100-kVA battery inverter.

42 ENGINEERING↗

An FPGA-Based Neuromorphic Processor with All-to-All Connectivity

Neuromorphic computing is a promising paradigm for future energy-efficient computing. At present, however, it is in its nascent stages—most hardware implementations are research-grade, commercial products are not available, and the software tools are not production-ready. The lack of hardware and software tools makes neuromorphic computing inaccessible to researchers around the globe. To this extent, we intend to build a low-cost, open-source, FPGA-based digital neuromorphic processor that can be used by researchers worldwide. In this paper, we present a preliminary implementation of the processor on a Xilinx Artix-7 FPGA using SystemVerilog. Our implementation supports the integrate-and-fire neuron with two parameters each for neurons and synapses. It also features all-to-all connectivity among neurons on the hardware. We test our implementation on four cases: bars and stripes datasets, shortest path algorithm, logic gates, and 8-3 encoder. We also perform a scalability study to understand the resource utilization of the FPGA as the number of all-to-all connected neurons increases. With our implementation, the Artix- 7 supports 65 neurons with all-to-all connectivity. Moreover, all the test cases mentioned above achieve 100% accuracy.

Maheshwari, Disha↗

Understanding Impacts of Frequency Calculations on Underfrequency Load Shedding

Power system fundamental frequency-dependent protection decisions and control decisions are increasingly common in the distribution system space. Understanding the algorithms used in frequency measurements is critical to understanding the decisions made by the many intelligent electronic devices in the power system. These decisions are critically important for reliability analysis for interconnected power systems as they bear directly on resource planning to mitigate under-frequency conditions that would result in under-frequency load shedding (UFLS). This work aims to improve the understanding of frequency measurement algorithms, evaluate the intelligent electronic devices that use frequency measurements for decision making, and understand the algorithms' direct impact on frequency related decision making. First, this work presents background information on the use of frequency measurements in protection logic, specifically UFLS. Second, the paper presents a relay hardware evaluation test bed used to detect and protect systems from under-frequency events. Finally, the paper presents the dynamic events used to evaluate commercially available, off-the-shelf relay equipment and the results from the relay evaluation.

COMTRADE↗

Advanced Models and Fast Simulation Algorithms for MARS Plants

With the successful commercialization of modular multilevel converters (MMC) and rapid increase in photovoltaic (PV) penetration and energy storage systems (ESS), one of the research areas being explored dynamically is integration of PV systems and ESS systems to MMCs. On this front, an integrated development of PV plants, ESS, and alternating- and direct-current (ac/dc) systems through Multi-Port Autonomous Reconfigurable Solar (MARS) plant is proposed and being researched upon. However, simulation of MARS systems on traditional existing software takes very long time (order of days) due to the presence of a large number of states and non-linear devices. Therefore, development of fast high fidelity models is of paramount importance to test the hardware design, control design and planning of power system expansions. In this context, two research objectives are addressed in this paper: firstly, an ultra fast single- or multi- CPU simulation algorithm to simulate the MARS system based on state-space models, hybrid discretization algorithm with a relaxation technique that reduces the imposed computational burden and a multi-rate method is presented. Secondly, a reduced order model of MARS is also presented. Both the developed techniques are validated with respect to reference PSCAD/EMTDC model.

Marthi, Phani Ratna Vanamali↗

Transient Stability-Enhancing Method for Grid-Forming Inverters Under Current Limiting

The primary controller of a grid-forming (GFM) inverter governs the internal reference voltage and angle, which enables the inverter to naturally synchronize and share power with the connected grid; however, during disturbances on the grid caused by, e.g., line faults, overloading, or frequency and phase shifts, a GFM inverter can be pushed into a current-limited operation to protect the device against thermal damage. This can lead to a windup of the internal reference frequency generated by the primary controller and cause a total loss of synchronism with the grid. Here, to make the primary controller of GFM inverters more robust against transient instability, this paper proposes a method that manipulates the reference signals governed by the primary controller by introducing the concept of fictitious power. The fictitious power counteracts the integrator windup in the primary controller, which enables the current-limited inverter to conceive a stable operating point. This method is benchmarked against five state-of-the-art GFM inverter stabilization methods to evaluate its stability-enhancing performance. Full-order electromagnetic-transient simulations and experimental results of a hardware inverter test setup validate the benefits of the method to improve the transient stability of GFM inverters in the face of grid disturbances.

24 POWER TRANSMISSION AND DISTRIBUTION↗

BoBa

BoBa is a C++ software library for working with large matrices, tensors, and tensor decompositions. The library provides tools for dense matrix and tensor operations, tensor decompositions, and tensor decomposition methods that support modern CPU and GPU architectures. It includes portable abstractions for linear algebra, tensor algebra, and multidimensional computation. BoBa is intended for scientific computing applications that involve large multidimensional data sets or high dimensional mathematical models. Its capabilities support tasks such as data compression, linear algebra, efficient numerical computation, and the development of scalable algorithms for heterogeneous hardware. Tutorials, tests, and example applications are included to help users learn and apply the library.

Yao, Jin [Lawrence Livermore National Laboratory (↗