Search NASA⌕ Search

SEARCH · Search NASA

Results for “passivation layer”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 91 records · Page 5

Design, processing, and testing of LSI arrays for space station

The development of a beam-leaded low power, high performance metal-oxide-semiconductor (MOS), 256-bit random access memory (RAM) was reported. Previous success with the aluminum-gate current-sense version and a silicon-gate voltage-sense version led to the present effort to make a beam-leaded silicon-gate RAM. Some problems unique to the silicon-on-sapphire beam-lead process development are presented. Beam-leaded SOS TA5388 devices using a Si3N4 passivation layer were shown to have good electrical parameters.

Schneider, W. C.↗

A mosaic infrared sensor for space astronomy, phase 3

Short wavelength (1 to 3 micron) HgCdTe mosaic detector arrays for space astronomy purposes were fabricated and studied. Honeywell will test and analyze these arrays at moderate temperatures (300-130K). Low temperature testing will be performed at the University of Hawaii. Short wavelength mosaic arrays were fabricated on three wafers and one array from each wafer was tested and analyzed. The p-type base carrier concentration on these wafers was an order of magnitude lower than typically used so far on this program (10 to the 14/cc as compared to 10 to the 15/cc). Tunneling currents are expected to decrease with this decrease in carrier concentration, resulting in improved performance at very low temperatures. The risk with such a low carrier concentration is that fixed charge in the surface passivating layer must be carefully controlled to prevent surface inversion layers.

Sood, A. K.↗

ZnSe Films in GaAs Solar Cells

ZnSe increases efficiency and conserves material. Two proposed uses of zinc selenide films promise to boost performance and reduce cost of gallium arsenide solar cells. Accordingly ZnSe serves as surface-passivation layer and as sacrificial layer enabling repeated use of costly GaAs substrate in fabrication.

Kachare, Ram H.↗

Significant long-term reduction in n-channel MESFET subthreshold leakage using ammonium-sulfide surface treated gates

Ammonium-sulfide (NH4)2S treated gates have been employed in the fabrication of GaAs MESFETs that exhibit a remarkable reduction in subthreshold leakage current. A greater than 100-fold reduction in drain current minimum is observed due to a decrease in Schottky gate leakage. The electrical characteristics have remained stable for over a year during undesiccated storage at room temperature, despite the absence of passivation layers.

Neudeck, P. G.↗

Properties Of Plasma-Deposited Amorphous Hydrogenated Carbon

Report reviews experimental research on plasma-deposited films of hydrogenated amorphous carbon. Such films exhibit electrical resistivity, semi-transparency, mechanical hardness, and chemical inertness. Useful as gate dielectrics and passivating layers in semiconductor devices, insulators for metal/insulator/metal devices, and masks in nanometer lithography. Show promise as wear-resistant, hard solid lubricating coats for bearings and optical components.

Miyoshi, Kazuhisa↗

Enhancement of photoluminescence intensity of GaAs with cubic GaS chemical vapor deposited using a structurally designed single-source precursor

A two order-of-magnitude enhancement of photoluminescence intensity relative to untreated GaAs has been observed for GaAs surfaces coated with chemical vapor-deposited GaS. The increase in photoluminescence intensity can be viewed as an effective reduction in surface recombination velocity and/or band bending. The gallium cluster /(t-Bu)GaS/4 was used as a single-source precursor for the deposition of GaS thin films. The cubane core of the structurally characterized precursor is retained in the deposited film producing a cubic phase. Furthermore, a near-epitaxial growth is observed for the GaS passivating layer. Films were characterized by transmission electron microscopy, X-ray powder diffraction, and X-ray photoelectron and Rutherford backscattering spectroscopies.

Macinnes, Andrew N.↗

Photoluminescence intensity enhancement of GaAs by vapor-deposited GaS - A rational approach to surface passivation

A two order-of-magnitude enhancement of photoluminescence intensity relative to untreated GaAs has been observed for GaAs surfaces coated with chemical vapor-deposited GaS. The increase in photoluminescence intensity can be viewed as an effective reduction in surface recombination velocity and/or band bending. The gallium cluster (/t-Bu/GaS)4 was used as a single-source precursor for the deposition of GaS thin films. The cubane core of the structurally-characterized precursor is retained in the deposited film producing a cubic phase. Furthermore, a near-epitaxial growth is observed for the GaS passivating layer. Films were characterized by transmission electron microscopy, X-ray powder diffraction, and X-ray photoelectron and Rutherford backscattering spectroscopies.

Jenkins, Phillip P.↗

Reliability assessment of multiple quantum well avalanche photodiodes

The reliability of doped-barrier AlGaAs/GsAs multi-quantum well avalanche photodiodes fabricated by molecular beam epitaxy is investigated via accelerated life tests. Dark current and breakdown voltage were the parameters monitored. The activation energy of the degradation mechanism and median device lifetime were determined. Device failure probability as a function of time was computed using the lognormal model. Analysis using the electron beam induced current method revealed the degradation to be caused by ionic impurities or contamination in the passivation layer.

Yun, Ilgu↗

The Impact on Space Radiation Requirements and Effects on ASIMS

The evolution of highly miniaturized electronic and mechanical systems will be accompanied by new problems and issues regarding the radiation response of these systems in the space environment. In this paper we discuss some of the more prominent radiation problems brought about by miniaturization. For example, autonomous micro-spacecraft will require large amounts of high density memory, most likely in the form of stacked, multichip modules of DRAM's, that must tolerate the radiation environment. However, advanced DRAM's (16 to 256 Mbit) are quite susceptible to radiation, particularly single event effects, and even exhibit new radiation phenomena that were not a problem for older, less dense memory chips. Another important trend in micro-spacecraft electronics is toward the use of low-voltage microelectronic systems that consume less power. However, the reduction in operating voltage also caries with it an increased susceptibility to radiation. In the case of application specific integrated microcircuits (ASIM's), advanced devices of this type, such as high density field programmable gate arrays (FPGA's) exhibit new single event effects (SEE), such as single particle reprogramming of anti-fuse links. New advanced bipolar circuits have been shown recently to degrade more rapidly in the low dose rate space environment than in the typical laboratory total dose radiation test used to qualify such devices. Thus total dose testing of these parts is no longer an appropriately conservative measure to be used for hardness assurance. We also note that the functionality of micromechanical Si-based devices may be altered due to the radiation-induced deposition of charge in the oxide passivation layers.

Barnes, C.↗

Hydrogen Effects on GaAs, Status and Progress

It has been observed that GaAs devices in hermetically sealed packages when exposed to temperatures as low as 125oC can exhibit unacceptable degradation in both RF and DC characteristics. The source of the problem was found to be hydrogen that has been absorbed in the package's metals (Kovar, plating, etc.) and converted into atomic hydrogen within the Pt metallization of the gate structure. Subsequently, atomic hydrogen diffuses into the channel region of the FET structure and neutralizes the Si donors, resulting in a degradation of the device characteristics. Most of the data indicates the onslaught of the problem to occur after 500 hours at 125oC. This onslaught has been observed to be dependent on the thickness and processing conditions of the passivation layer, the sealing environment, and the amount of Pt or Pd in the gate structure of the device.

Hydrogen GaAs↗

Percentage Contributions from Atmospheric and Surface Features to Computed Brightness Temperatures

Over the past few years, a few solid precipitation detection and retrieval algorithms have been developed and shown to be applicable for snowing clouds and blizzards. Current precipitating snow retrieval algorithms require the use of millimeter-wave radiometer observations. The millimeter-wave frequencies are especially sensitive to the scattering and emission properties of frozen particles due to the ice particle refractive index. These channels can also be used to discern information about the frozen particles above the melting layer. Passive radiometric channels respond to both the integrated particle mass throughout the volume and field of view, and to the amount, location, and size distribution of the frozen (and liquid) particles with the sensitivity varying for different frequencies and hydrometeor types. This work will show the percentage of the brightness temperature resulting from the liquid hydrometeor, frozen hydrometeor, relative humidity, and surface contributions. The focus will be on precipitating snow events and millimeter-wave frequencies however, other events and frequencies will be included in the analysis.

SkofronickJackson, Gail↗

Back-illuminated imager and method for making electrical and optical connections to same

Methods for bringing or exposing metal pads or traces to the backside of a backside-illuminated imager allow the pads or traces to reside on the illumination side for electrical connection. These methods provide a solution to a key packaging problem for backside thinned imagers. The methods also provide alignment marks for integrating color filters and microlenses to the imager pixels residing on the frontside of the wafer, enabling high performance multispectral and high sensitivity imagers, including those with extremely small pixel pitch. In addition, the methods incorporate a passivation layer for protection of devices against external contamination, and allow interface trap density reduction via thermal annealing. Backside-illuminated imagers with illumination side electrical connections are also disclosed.

Pain, Bedabrata↗

Self-Passivating Lithium/Solid Electrolyte/Iodine Cells

Robust lithium/solid electrolyte/iodine electrochemical cells that offer significant advantages over commercial lithium/ iodine cells have been developed. At room temperature, these cells can be discharged at current densities 10 to 30 times those of commercial lithium/iodine cells. Moreover, from room temperature up to 80 C, the maximum discharge-current densities of these cells exceed those of all other solid-electrolyte-based cells. A cell of this type includes a metallic lithium anode in contact with a commercial flexible solid electrolyte film that, in turn, is in contact with an iodine/ graphite cathode. The solid electrolyte (the chemical composition of which has not been reported) offers the high ionic conductivity needed for high cell performance. However, the solid electrolyte exhibits an undesirable chemical reactivity to lithium that, if not mitigated, would render the solid electrolyte unsuitable for use in a lithium cell. In this cell, such mitigation is affected by the formation of a thin passivating layer of lithium iodide at the anode/electrolyte interface. Test cells of this type were fabricated from iodine/graphite cathode pellets, free-standing solid-electrolyte films, and lithium-foil anodes. The cathode mixtures were made by grinding together blends of nominally 10 weight percent graphite and 90 weight percent iodine. The cathode mixtures were then pressed into pellets at 36 kpsi (248 MPa) and inserted into coin-shaped stainless-steel cell cases that were coated with graphite paste to minimize corrosion. The solid-electrolyte film material was stamped to form circular pieces to fit in the coin cell cases, inserted in the cases, and pressed against the cathode pellets with polyethylene gaskets. Lithium-foil anodes were placed directly onto the electrolyte films. The layers described thus far were pressed and held together by stainless- steel shims, wave springs, and coin cell caps. The assembled cells were then crimped to form hermetic seals. It was found that the solid electrolyte films became discolored within seconds after they were placed in contact with the cathodes - a result of facile diffusion of iodine through the solid electrolyte material (see figure).

Bugga, Ratnakumar↗

Cryo-Etched Black Silicon for Use as Optical Black

Stray light reflected from the surface of imaging spectrometer components in particular, the spectrometer slit degrade the image quality. A technique has been developed for rapid, uniform, and cost-effective black silicon formation based on inductively coupled plasma (ICP) etching at cryogenic temperatures. Recent measurements show less than 1-percent total reflectance from 350 2,500 nm of doped black silicon formed in this way, making it an excellent option for texturing of component surfaces for reduction of stray light. Oxygen combines with SF6 + Si etch byproducts to form a passivation layer atop the Si when the etch is performed at cryogenic temperatures. Excess flow of oxygen results in micromasking and the formation of black silicon. The process is repeatable and reliable, and provides control over etch depth and sidewall profile. Density of the needles can be controlled to some extent. Regions to be textured can be patterned lithographically. Adhesion is not an issue as the nanotips are part of the underlying substrate. This is in contrast to surface growth/deposition techniques such as carbon nanotubes (CNTs). The black Si surface is compatible with wet processing, including processing with solvents, the textured surface is completely inorganic, and it does not outgas. In radiometry applications, optical absorbers are often constructed using gold black or CNTs. This black silicon technology is an improvement for these types of applications.

Yee, Karl Y.↗

320 x 256 Complementary Barrier Infrared Detector Focal Plane Array for Long-Wave Infrared Imaging

A 320 x 256 Complementary Barrier Infrared (CBIRD) focal plane array for long-wavelength infrared (LWIR) imaging is reported. The arrays were grown by molecular beam expitaxy (MBE) with a 300 period 1.9 um thick absorber. The mean dark current density of 2.2 x 10-4 A/cm2 was measured at an operating bias of 128 mV with a long wavelength cutoff of 8.8 ?m observed at 50% of the peak. The maximum quantum efficiency was 54% measured at 5.6 ?m. Operating at T = 80K, the array yielded an 81% fill factor with 97% operability. Good imagery with a mean noise equivalent different temperature (NE?T) of 18.6 mK and a mean detectivity of D* = 1.3 x 1011 cm-Hz1/2/W was achieved. The substrate was thinned using mechanical lapping and neither an AR coating nor a passivation layer was applied. This article provides the details of the fabrication process for achieving low-dark current LWIR CBIRD arrays. Discussion for an effective hard mask for excellent pattern transfer is given and appropriate mounting techniques for good thermal contact during the dry etching process is described. The challenges and differences between etching large 200 ?m test diodes and small 28 ?m FPA pixels are given.

Focal Plane Arrays (FPA)↗

Fully Printed, Flexible, Phased Array Antenna for Lunar Surface Communication

NASAs future exploration missions focus on the manned exploration of the Moon, Mars, and beyond, which will rely heavily on the development of a reliable communications infrastructure from planetary surface-to-surface, surface-to-orbit, and back to Earth. Flexible antennas are highly desired in many scenarios. Active phased array antennas (active PAAs) with distributed control and processing electronics at the surface of an antenna aperture offer numerous advantages for radar communications. Large-area active PAAs on flexible substrates are of particular interest in NASA s space radars due to their efficient inflatable package that can be rolled up during transportation and deployed in space. Such an inflatable package significantly reduces stowage volume and mass. Because of these performance and packaging advantages, large-area inflatable active PAAs are highly desired in NASA s surface-to-orbit and surface-to-relay communications. To address the issues of flexible electronics, a room-temperature printing process of active phased-array antennas on a flexible Kapton substrate was developed. Field effect transistors (FETs) based on carbon nanotubes (CNTs), with many unique physical properties, were successfully proved feasible for the PAA system. This innovation is a new type of fully inkjet-printable, two-dimensional, high-frequency PAA on a flexible substrate at room temperature. The designed electronic circuit components, such as the FET switches in the phase shifter, metal interconnection lines, microstrip transmission lines, etc., are all printed using a special inkjet printer. Using the developed technology, entire 1x4, 2x2, and 4x4 PAA systems were developed, packaged, and demonstrated at 5.3 GHz. Several key solutions are addressed in this work to solve the fabrication issues. The source/drain contact is developed using droplets of silver ink printed on the source/drain areas prior to applying CNT thin-film. The wet silver ink droplets allow the silver to wet the CNT thin-film area and enable good contact with the source and drain contact after annealing. A passivation layer to protect the device channel is developed by bonding a thin Kapton film on top of the device channel. This film is also used as the media for transferring the aligned CNT thin-film on the device substrate. A simple and cost-effective technique to form multilayer metal interconnections on flexible substrate is developed and demonstrated. Contact vias are formed on the second substrate prior to bonding on the first substrate. Inkjet printing is used to fill the silver ink into the via structure. The printed silver ink penetrates through the vias to contact with the contact pads on the bottom layer. It is then annealed to form a good connection. One-dimensional and two-dimensional PAAs were fabricated and characterized. In these circuits, multilayer metal interconnects were used to make a complete PAA system.

Subbaraman, Harish↗

Delta-Doped Back-Illuminated CMOS Imaging Arrays: Progress and Prospects

In this paper, we report the latest results on our development of delta-doped, thinned, back-illuminated CMOS imaging arrays. As with charge-coupled devices, thinning and back-illumination are essential to the development of high performance CMOS imaging arrays. Problems with back surface passivation have emerged as critical to the prospects for incorporating CMOS imaging arrays into high performance scientific instruments, just as they did for CCDs over twenty years ago. In the early 1990's, JPL developed delta-doped CCDs, in which low temperature molecular beam epitaxy was used to form an ideal passivation layer on the silicon back surface. Comprising only a few nanometers of highly-doped epitaxial silicon, delta-doping achieves the stability and uniformity that are essential for high performance imaging and spectroscopy. Delta-doped CCDs were shown to have high, stable, and uniform quantum efficiency across the entire spectral range from the extreme ultraviolet through the near infrared. JPL has recently bump-bonded thinned, delta-doped CMOS imaging arrays to a CMOS readout, and demonstrated imaging. Delta-doped CMOS devices exhibit the high quantum efficiency that has become the standard for scientific-grade CCDs. Together with new circuit designs for low-noise readout currently under development, delta-doping expands the potential scientific applications of CMOS imaging arrays, and brings within reach important new capabilities, such as fast, high-sensitivity imaging with parallel readout and real-time signal processing. It remains to demonstrate manufacturability of delta-doped CMOS imaging arrays. To that end, JPL has acquired a new silicon MBE and ancillary equipment for delta-doping wafers up to 200mm in diameter, and is now developing processes for high-throughput, high yield delta-doping of fully-processed wafers with CCD and CMOS imaging devices.

imagers↗

Experimentally Observed Electrical Durability of 4H-SiC JFET ICs Operating from 500 C to 700 C

Prolonged 500 degrees Celsius to 700 degrees Celsius electrical testing data from 4H-SiC junction field effect transistor (JFET) integrated circuits (ICs) are combined with post-testing microscopic studies in order to gain more comprehensive understanding of the durability limits of the present version of NASA Glenn's extreme temperature microelectronics technology. The results of this study support the hypothesis that T ≥ 500 degrees Celsius durability-limiting IC failure initiates with thermal-stress-related crack formation where dielectric passivation layers overcoat micron-scale vertical features including patterned metal traces.

high temperature↗