Search NASA⌕ Search

SEARCH · Search NASA

Results for “PROCESSOR”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 901 records · Page 50

Systems and methods for convex relaxations and linear approximations for optimal power flow in multiphase radial networks

Centralized node controllers in accordance with embodiments of the invention enable linear approximation of optimal power flow. One embodiment includes a centralized node controller including: a network interface, a processor, and a memory containing: a centralized power control application a network topology, where the network is multiphase unbalanced and comprises a plurality of connected nodes; wherein the processor is configured by the centralized controller application to: request node operating parameters from the plurality of connected nodes; calculate network operating parameters using a linear approximation of optimal power flow and the node operating parameters from the plurality of connected nodes; send network operating parameters to the plurality of connected nodes.

97 MATHEMATICS AND COMPUTING↗

The CMS Event-Builder System for LHC Run 3 (2021-23)

The data acquisition system (DAQ) of the CMS experiment at the CERN Large Hadron Collider (LHC) assembles events of 2MB at a rate of 100 kHz. The event builder collects event fragments from about 750 sources and assembles them into complete events which are then handed to the highlevel trigger (HLT) processes running on O(1000) computers. The aging eventbuilding hardware will be replaced during the long shutdown 2 of the LHC taking place in 2019/20. The future data networks will be based on 100 Gb/s interconnects using Ethernet and Infiniband technologies. More powerful computers may allow to combine the currently separate functionality of the readout and builder units into a single I/O processor handling simultaneously 100 Gb/s of input and output trac. It might be beneficial to preprocess data originating from specific detector parts or regions before handling it to generic HLT processors. Therefore, we will investigate how specialized coprocessors, e.g. GPUs, could be integrated into the event builder. We will present the envisioned changes to the event-builder compared to today’s system. Initial measurements of the performance of the data networks under the event-building trac pattern will be shown. Implications of a folded network architecture for the event building and corresponding changes to the software implementation will be discussed. Corresponding author: remigius.mommsen@cern.c

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗

Parallelized Kalman-Filter-Based Reconstruction of Particle Tracks on Many-Core Architectures with the CMS Detector

In the High-Luminosity Large Hadron Collider (HL-LHC), one of the most challenging computational problems is expected to be finding and fitting charged-particle tracks during event reconstruction. The methods currently in use at the LHC are based on the Kalman filter. Such methods have shown to be robust and to provide good physics performance, both in the trigger and offline. In order to improve computational performance, we explored Kalman-filter-based methods for track finding and fitting, adapted for many-core SIMD and SIMT architectures. Our adapted Kalman-filter-based software has obtained significant parallel speedups using such processors, e.g., Intel Xeon Phi, Intel Xeon SP (Scalable Processors) and (to a limited degree) NVIDIA GPUs. Recently, an effort has started towards the integration of our software into the CMS software framework, in view of its exploitation for the Run III of the LHC. Prior reports have shown that our software allows in fact for some significant improvements over the existing framework in terms of computational performance with comparable physics performance, even when applied to realistic detector configurations and event complexity. Here, we demonstrate that in such conditions physics performance can be further improved with respect to our prior reports, while retaining the improvements in computational performance, by making use of the knowledge of the detector and its geometry.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Error detection and correction utilizing locally stored parity information

A processing system includes a memory coupled to a processor. The memory stores data blocks, with each data block having a separate associated checksum value stored along with the data block in the memory. The processor has a storage location that stores parity information for the data blocks, with the parity information having a plurality of parity blocks. Each parity block represents a parity of a corresponding set of data blocks. The parity blocks can be accessed for use in error detection and correction schemes used by the processing system.

97 MATHEMATICS AND COMPUTING↗

System for kick detection during a drilling operation

The disclosure provides a kick detection system for use during a drilling operation where wellbore kick warnings are provided based on indications of standoff conditions in a compensated instrument system. The system provides a warning of a potential kick condition by analyzing a current instrument compensation against a time series of past compensations, in order to monitor whether conditions within the standoff region of the wellbore are unexpectedly changing. The system comprises a source, a short-spaced detector, and a long-spaced detector, and a processor receives the short-spaced signal and the long-spaced signal, compensates the long-spaced signal, and generates standoff data reflecting the corrections applied to the long-range signal. The processor determines and maintains the standoff data as a time series and periodically compares a recent data point to a moving average in order to evaluate indications of a potential well kick.

Rose, Kelly K.↗

Device, system, and method for measuring internal impedance of a test battery using frequency response

Battery impedance testing devices, circuits, systems, and related methods are disclosed. An impedance measurement device includes a current driver configured to generate an excitation current signal to be applied to a test battery responsive to a control signal, and a processor operably coupled with the current driver. The processor is configured to generate the control signal during an auto-ranging mode and a measuring mode. The auto-ranging mode applies the excitation current signal to the test battery over a plurality of different amplitudes to measure a response to the excitation current signal at each amplitude. The measuring mode applies the excitation current signal to the test battery for an amplitude responsive to the results of the auto-ranging mode. Improved sensitivity and resolution may be achieved for low impedance batteries with a rapid measurement time.

25 ENERGY STORAGE↗

Ultra-compact system for characterization of physical, chemical and ignition properties of fuels

The present disclosure relates to a miniaturized fuel laboratory system having exterior dimensions enabling the system to be at least one of hand-holdable or contained on a component. The system makes use of a processor, a fuel inlet port for receiving a quantity of fuel to be used as a fuel test sample, and at least one fuel sensor in communication with the fuel inlet port for receiving the fuel test sample. The processor uses the information obtained by the fuel sensor to determine at least one characteristic of the fuel test sample.

Mcnenly, Matthew J.↗

Power system disturbance location determination based on rate of change of frequency

A method for determining a location of a disturbance in a power system is provided. The method includes receiving data from a plurality of sensors distributed across the power system; determining, with one or more processors, for each sensor, an extremum of the data corresponding to the sensor; interpolating, with the one or more processors, the extrema; and presenting, on one or more display units, a location corresponding to a global maximum of the interpolated extrema as the location of the disturbance. The method may further include, if a difference between the largest extremum and each of remaining extremum is greater than a predetermined threshold, skipping the interpolating step and the presenting step, and presenting a location of the sensor corresponding to the largest extremum as the location of the disturbance.

You, Shutang↗

Variable rate compliance modules, assemblies and tools for suppression of drilling vibrations

A suppression module, a suppression assembly, and a drilling tool are disclosed. The suppression module includes a spindle having a first end and a second end, an ear plate slideably disposed between the first end and the second end, a spring positioned between the ear plate and the first end, and an activation mechanism coaxially disposed around the second end of the spindle. The activation mechanism engages the ear plate, activating the spring, or disengages the ear plate, deactivating the spring. The suppression assembly includes at least two suppression modules in series coupled to a processor. The suppression modules are activated or deactivated by the processor, each of the suppression modules being activated or deactivated independent of the other suppression modules. The drilling tool includes a drill pipe, a drill bit, a vibration sensor, and a suppression assembly between the drill pipe and the drill bit.

Raymond, David W.↗

System and method for inspecting parts using frequency response function

A system and method for the non-destructive testing of additively manufactured parts. An input mechanism excites with an excitation force (e.g., a vibration) an additive manufacturing build platform on which the part is located to induce a dynamic response in the part. An output mechanism (e.g., a non-contact transducer) senses the induced dynamic response in the part. A processor determines and examines the relationship between the response and excitation to identify an indication of a defect in the part, and communicates an alert if the indication is identified. The processor may compare the phase, magnitude, coherence, or time delay of the relationship to a reference relationship and/or may compare the modal frequency or the modal damping to a reference to identify a deviation greater than a pre-established threshold.

47 OTHER INSTRUMENTATION↗

Blended service schedule for a power generator

A power generation system includes a power generator operatively connected to a plurality of sensors and a processor. The processor is configured to observe usage-based or event-based data regarding one or more components and consumables of the power generator. A usage-based service schedule is observed for the one or more event-based components and consumables. Operation-based data is received from the plurality of sensors regarding the functioning of the power generation system and one or more operation-based components and consumables of the power generator. An operation-based service schedule is determined for the one or more operation-based components and consumables based on the operation-based data. A blended service schedule is generated, the blended service schedule including the usage-based service schedule and the operation-based service schedule. The blended service schedule is then provided to at least one of a local monitor or a remote monitor.

Keene, Kevin↗

Staircase charging

A battery management system comprising a processor and a memory storing instructions that, when executed by the processor, cause the battery management system to estimate one or more states of the battery by applying a battery model to account for physical parameters of a chemical composition of the battery based on one or more measured characteristics of the battery and the one or more estimated characteristics of the battery and regulate a first charging mode of the battery based on the estimation of the one or more states of the one or more battery cells and switch between the first charging mode and a second charging mode based on the estimation of the one or more states of the battery to allow for rapid charging of the battery.

25 ENERGY STORAGE↗

Quantum Simulation of Field Theories Without State Preparation

We propose an algorithm for computing real-time observables using a quantum processor while avoiding the need to prepare the full quantum state. This reduction in quantum resources is achieved by classically sampling configurations in imaginary-time using standard lattice field theory. These configurations can then be passed to quantum processor for time-evolution. This method encounters a signal-to-noise problem which we characterize, and we demonstrate the application of standard lattice QCD methods to mitigate it.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗

Method and apparatus for scheduling in a non-uniform compute device

A data processing apparatus, and method of operation thereof, for executing instructions. The apparatus includes one or more host processors, each having a first processing unit, and a multi-level memory system. One or more levels of the memory system are tightly coupled to a corresponding second processing unit. At least one of the host processors includes an instruction scheduler that routes instructions selectively to at least one of the first and second processing units, dependent upon the availability of the processing units and the location, within the memory system, of data to be used when executing the instructions.

97 MATHEMATICS AND COMPUTING↗

Dynamic cache bypassing

A processing system fills a memory access request for data from a processor core by bypassing a cache when a write congestion condition is detected, and when transferring the data to the cache would cause eviction of a dirty cache line. The cache is bypassed by transferring the requested data to the processor core or to a different cache. Accordingly, the processing system can temporarily bypass the cache storing the dirty cache line when filling a memory access request, thereby avoiding the eviction and write back to main memory of a dirty cache line when a write congestion condition exists.

97 MATHEMATICS AND COMPUTING↗

Real-time series resistance monitoring in photovoltaic systems

A device includes at least one processor configured to determine a target irradiance value based on an operating current value of a photovoltaic (PV) device, a short-circuit current value of the PV device, and an operating irradiance value of the PV device. The at least one processor is also configured to determine an open-circuit voltage value of the PV device at the target irradiance value, determine a series resistance value of the PV device based on an operating voltage value of the PV device, the operating current value, and the open-circuit voltage value at the target irradiance value, and execute at least one programmatic action based on the series resistance value.

14 SOLAR ENERGY↗

Dynamic frequency control in power networks

Node controllers in power distribution networks in accordance with embodiments of the invention enable dynamic frequency control. One embodiment includes a node controller comprising a network interface a processor; and a memory containing a frequency control application; and a plurality of node operating parameters describing the operating parameters of a node, where the node is selected from a group consisting of at least one generator node in a power distribution network wherein the processor is configured by the frequency control application to calculate a plurality of updated node operating parameters using a distributed process to determine the updated node operating parameter using the node operating parameters, where the distributed process controls network frequency in the power distribution network; and adjust the node operating parameters.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Coordinated net-load management

A management device includes at least one processor communicatively coupled to at least one energy resource controller controlling at least one energy resource and to at least one deferrable load controller controlling power to at least one deferrable load. The is configured to receive an indication, determined based on a frequency value of an electrical network and a nominal frequency value, that a frequency anomaly event has occurred. Responsive to receiving the indication that the frequency anomaly event has occurred, the processor is also configured to determine, for at least one of the energy resource and the deferrable load, based on the frequency value, the nominal frequency value, and a power value of the electrical network, a respective power command, and cause at least one of the at least one energy resource and the at least one deferrable load to modify operation based on the respective power command.

42 ENGINEERING↗