Search NASA⌕ Search

SEARCH · Search NASA

Results for “Chips”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 145 records · Page 8
All sourcesNASA NTRSDOE OSTI
DOE OSTI2021

Layer‐by‐Layer Engineered All‐Liquid Microfluidic Chips for Enzyme Immobilization

Abstract Enzyme immobilization in the confines of microfluidic chips, that promote enzyme activity and stability, has become a powerful strategy to enhance biocatalysis and biomass conversion. Here, based on a newly developed all‐liquid microfluidic chip, fabricated by the interfacial assembly of nanoparticle surfactants (NPSs) in a biphasic system, a layer‐by‐layer assembly strategy to generate polysaccharide multilayers on the surface of a microchannel, greatly enhancing the mechanical properties of the microchannel and offering a biocompatible microenvironment for enzyme immobilization, is presented. Using horseradish peroxidase and glucose oxidase as model enzymes, all‐liquid microfluidic enzymatic and cascade reactors have been constructed and the crucial role of polysaccharide multilayers on enhancing the enzyme loading and catalytic efficiency is demonstrated.

Liu, Tan↗
DOE OSTI2021

Electrolysis on a Chip with Tunable Thin Film Nanostructured PGM Electrocatalysts Generated from Self-Assembled Block Copolymer Templates

Self-assembled block copolymers are promising templates for fabricating thin film materials with tuned periodic feature sizes and geometry at the nanoscale. Here, a series of nanostructured platinum and iridium oxide electrocatalysts templated from poly(styrene)-block-poly(vinyl pyridine) (PSbPVP) block copolymers via an incipient wetness impregnation (IWI) pathway is reported. Both nanowire and nanocylinder electrocatalysts of varying feature sizes are assessed and higher catalyst loadings are achieved by the alkylation of the pyridine moieties in the PVP block prior to IWI. Electrocatalyst evaluations featuring hydrogen pump and water electrolysis demonstrations are carried out on interdigitated electrode (IDE) chips flexible with liquid supporting electrolytes and thin film polymer electrolytes. Notably, the mass activities of the nanostructured electrocatalysts from alkylated block copolymer templates are 35%–94% higher than electrocatalysts from non-alkylated block copolymer templates. Standing cylinder nanostructures lead to higher mass activities than lamellar variants despite their not having the largest surface area per unit catalyst loading demonstrating that mesostructure architectures have a profound impact on reactivity. Overall, IDE chips with model thin film electrocatalysts prepared from self-assembled block copolymers offer a high-throughput experimental method for correlating electrocatalyst nanostructure and composition to electrochemical reactivity.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
DOE OSTI2025

Friction-based recycling: an evaluation of friction extrusion for fabricating Ti-6Al-4 V wire fabricated from machining chip feedstock

Abstract Titanium and its alloys are used in aviation and automobile industries due to their remarkable strength to weight ratio, but machining loss commonly is high with ~ 80 wt% of the material being converted to scrap. Recycling post-consumer Ti scrap directly into solid bulk products is a potential solution for repurposing valuable material. Further, eliminating fresh Ti sponge during recycling might lead to lower energy and greenhouse gas emissions. In this study, a solid-phase process known as friction extrusion was utilized to recycle Ti-6Al-4 V machining chips into solid wires which could be used as feedstock in additive manufacturing. The friction consolidation technique was first used to convert chips with varying degrees of oxygen content into solid billets for its use as feedstock material in subsequent friction extrusion. The extrudates were fabricated above the beta transition temperature, which was achieved by selecting the rotation rate and feed rate, to process the billets near 1000 °C using a tungsten-lanthana extrusion die. This work presents the first occurrence of friction extruded titanium alloy wires. The effect of friction extrusion on microstructural features, tensile properties, and texture are reported. Overall, the friction extrusion method is capable of directly recycling Ti-6Al-4 V scrap into extruded wire.

Friction Extrusion↗
DOE OSTI2020

An On-Chip Superconducting Kinetic Inductance Fourier Transform Spectrometer for Millimeter-Wave Astronomy

An on-chip FTS consists of two waveguides coupled to long superconducting transmission lines (STLs) (similar to 620 mm) using two coupling probes. The signal propagating on one of the STLs is phase-shifted with respect to the other line with a bias current that affects the nonlinear dependence of kinetic inductance, Lk(I)of the STL material. Here we describe the design and simulation of a superconducting on-chip FTS coupled to a dual polarization W-band (90-110 GHz) waveguide. These devices have applications in ground-based and space-based millimeter-wave spectral surveys.

Fourier transform spectrometer↗
DOE OSTI2023

Ultra-thin on-chip ALD LiPON capacitors for high frequency application

Multi-layer ceramic capacitors have been used for high frequency decoupling application due to a lower overall impedance leading to fast current response. However, high parasitic inductance limits the application of these capacitors in ultra-high frequency domain. Thus, Multlayer Ceramic Capacitors (MLCCs) are placed close to the IC to improve circuit efficiency and reduce inductance. With next generation applications, the demand for frequency range has further increased which not only requires enhanced capacitor material but improved manufacturing techniques to limit the inductive path. Here, we demonstrate ALD of two different polymorphs of ultra-thin film lithium phosphorus oxynitride (LiPON) as an inorganic solid state electrolyte (SSE) for on chip capacitors for decoupling application. Both the LiPON capacitors shows an electric double layer behavior with a capacitance of 15 μF/cm 2 and a low leakage current (<20 nA/cm 2 ) at 2V. The LiPON shows EDLC behavior up to 10 kHz and beyond, both the polymorphs show an electrostatic behavior with a high dielectric constant (14). Furthermore, this dual frequency behavior along with low parasitic inductance and on chip integration allows for operation in extended frequency ranges.

25 ENERGY STORAGE↗
DOE OSTI2025

Insight into industrial hemp ( Cannabis sativa L.) root exudation composition in a simulated soil environment: a rhizosphere-on-a-chip study

Microfluidic technologies provide a reduced complexity and soil-free environment to study plant-soil interactions at the microscale. Traditionally used for model plants such as Arabidopsis thaliana, this study represents the first application of a rhizosphere-on-a-chip (RhizoChip) to investigate root exudation in industrial hemp (Cannabis sativa L.), an agronomic crop with growing economic importance. By incorporating soil-like minerals (kaolinite, potassium feldspar, and biotite), the RhizoChip addresses limitations of previous research. Hemp seedlings grown in mineral-containing chips exhibited significant root growth, emphasizing the critical role of minerals in root development. Using untargeted metabolomics, 170 compounds were identified, including organic acids, amino acids, and secondary metabolites, with distinct profiles across conditions. Metabolic pathway analysis revealed activity in amino acid metabolism, the citric acid cycle, and secondary metabolite biosynthesis. In conclusion, this study highlights the RhizoChip's potential for long-term studies of root exudates in non-model crops and offers insights into rhizosphere processes with implications for sustainable agriculture.

59 BASIC BIOLOGICAL SCIENCES↗
DOE OSTI2020

On-chip sensing of hotspots in superconducting terahertz emitters

Intrinsic Josephson junctions in high-temperature superconductor Bi 2 Sr 2 CaCu 2 O 8+δ (BSCCO) are known for their capability to emit high-power terahertz photons with widely tunable frequencies. Hotspots, as inhomogeneous temperature distributions across the junctions, are believed to play a critical role in synchronizing the gauge-invariant phase difference among the junctions, so as to achieve coherent strong emission. In this paper, we demonstrate an on-chip in situ sensing technique that can characterize hotspot distributions on BSCCO. This is achieved by fabricating a series of micro-nanosized "sensor" junctions on top of an "emitter" junction and measuring the critical current on the sensors versus the bias current applied to the emitter. Furthermore, this fully electronic on-chip design can enable efficient close-loop control of hotspots in BSCCO junctions and significantly enhance the functionality of superconducting terahertz emitters.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2026

On-Chip Tuning of Superconductivity in Fullerides via Current-Driven Rb + Intercalation

An in-operando electro-intercalation method for the on-chip synthesis of alkali-metal-intercalated materials and their Raman spectroscopic and transport characterization in ultrahigh vacuum (UHV) is developed. We apply this method to synthesize fulleride superconductors via Rb + intercalation into a C 60 film. During the intercalation, we monitor the stoichiometry via UHV-Raman spectroscopy and probe superconductivity via transport measurements. An increase of the superconducting transition temperature from 7.0 K to 14.5 K is observed when the stoichiometry is tuned from Rb 2.7 C 60 to Rb 3 C 60 . In our experiment, an ionic Rb+ flux into the host material is induced by an applied electronic current via a Butler–Volmer-type mechanism. Electro-intercalation captivates through improved stoichiometric precision, the ability to smoothly vary stoichiometry via duration of current application, and the absence of a lower limit of the volume of the host material. It represents a powerful concept for the on-chip synthesis of intercalated materials, battery research, and beyond.

Raman↗
DOE OSTI2022

Coherent terahertz radiation with 2.8-octave tunability through chip-scale photomixed microresonator optical parametric oscillation

High-spectral-purity frequency-agile room-temperature sources in the terahertz spectrum are foundational elements for imaging, sensing, metrology, and communications. Here we present a chip-scale optical parametric oscillator based on an integrated nonlinear microresonator that provides broadly tunable single-frequency and multi-frequency oscillators in the terahertz regime. Through optical-to-terahertz down-conversion using a plasmonic nanoantenna array, coherent terahertz radiation spanning 2.8-octaves is achieved from 330 GHz to 2.3 THz, with ≈20 GHz cavity-mode-limited frequency tuning step and ≈10 MHz intracavity-mode continuous frequency tuning range at each step. By controlling the microresonator intracavity power and pump-resonance detuning, tunable multi-frequency terahertz oscillators are also realized. Furthermore, by stabilizing the microresonator pump power and wavelength, sub-100 Hz linewidth of the terahertz radiation with 10 –15 residual frequency instability is demonstrated. The room-temperature generation of both single-frequency, frequency-agile terahertz radiation and multi-frequency terahertz oscillators in the chip-scale platform offers unique capabilities in metrology, sensing, imaging and communications.

42 ENGINEERING↗
DOE OSTI2023

On-chip parallel processing of quantum frequency comb

Abstract The frequency degree of freedom of optical photons has been recently explored for efficient quantum information processing. Significant reduction in hardware resources and enhancement of quantum functions can be expected by leveraging the large number of frequency modes. Here, we develope an integrated photonic platform for the generation and parallel processing of quantum frequency combs (QFCs). Cavity-enhanced parametric down-conversion with Sagnac configuration is implemented to generate QFCs with identical spectral distributions. On-chip quantum interference of different frequency modes is simultaneously realized with the same photonic circuit. High interference visibility is maintained across all frequency modes with the identical circuit setting. This enables the on-chip reconfiguration of QFCs. By deterministically separating QFCs without spectral filtering, we further demonstrate high-dimensional Hong-Ou-Mandel effect. Our work provides the critical step for the efficient implementation of quantum information processing with integrated photonics using the frequency degree of freedom.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2021

Superconducting qubits in a flip-chip architecture

Flip-chip architectures have recently enabled significant scaling-up of multi-qubit circuits and have been used to assemble hybrid quantum systems that combine different substrates, for example, for quantum acoustics experiments. The standard flip-chip method uses superconducting galvanic connections between two substrates, typically implemented using sophisticated indium wafer-bonding systems, which give highly reliable and temperature-cyclable assemblies, but are expensive, somewhat inflexible in design, and require robust substrates that can sustain the large compressive forces required to cold-weld the indium bonds. A much simpler method is to assemble dies using very low-force contacts and air-dried adhesives, although this does not provide a galvanic contact between the dies. In this work, we demonstrate that the latter technique can be used to reliably couple superconducting qubit circuits, in which the qubits are on separate dies, without the need for a galvanic connection. We demonstrate full vector qubit control of each qubit on each of the two dies, with high-fidelity single-shot readout, and further demonstrate entanglement-generating excitation swaps as well as benchmark a controlled-Z entangling gate between the two qubits on the two dies. This exemplifies a simple and inexpensive assembly method for two-plus-one-dimensional quantum circuit integration that supports the use of delicate or unusually shaped substrates.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2022

System-on-chip approach microwave imaging reflectometer on DIII-D tokamak

System-on-chip millimeter wave integrated circuit technology is used on the two-dimensional millimeter-wave imaging reflectometer (MIR) upgrade for density fluctuation imaging on the DIII-D tokamak fusion plasma. Customized CMOS chips have been successfully developed for the transmitter module and receiver module array, covering the 55–75 GHz working band. The transmitter module has the capability of simultaneously launching eight tunable probe frequencies (>0 dBm output power each). The receiver enclosure contains 12 receiver modules in two vertical lines. The quasi-optical local oscillator coupling of previous MIR systems has been replaced with an internal active frequency multiplier chain for improved local oscillator power delivery and flexible installation in a narrow space together with improved shielding against electromagnetic interference. The 55–75 GHz low noise amplifier, used between the receiver antenna and the first-stage mixer, significantly improves module sensitivity and suppresses electronics noise. The receiver module has a 20 dB gain improvement compared with the mini-lens approach and better than –75 dBm sensitivity, and its electronics noise temperature has been reduced from 55 000 K down to 11 200 K. Further, the V-band MIR system is developed for co-located multi-field investigation of MHD-scale fluctuations in the pedestal region with W-band electron cyclotron emission imaging on DIII-D tokamak.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗
DOE OSTI2021

In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip

We present the implementation and verification of an in-pixel automatic threshold calibration circuit for the CMS Endcap Timing Layer (ETL) in the High-Luminosity LHC upgrade. The discriminator threshold of the ETL readout chip (ETROC) needs to be calibrated regularly to mitigate the circuit baseline change. Traditional methods need a lot of communication through a slow control system hence are time-consuming. This paper describes an in-pixel automatic scheme with improvements in operating time and usability. In this scheme, a sample-accumulation circuit is used to measure the average discriminator output. A binary successive approximation and linear combination scan are applied to find the equivalent baseline. The actual calibration procedure has been first implemented in FPGA firmware and tested with the ETROC front-end prototype chip (ETROC0). The calibration circuit has been implemented with Triple Modular Redundancy (TMR) and verified with Single Event Effects (SEEs) simulation. A complete calibration process lasts 35 ms with a 40 MHz clock. In the worst case, the dynamic and static power consumption are estimated to be 300 uW and 10.4 uW, respectively. The circuit design, implemented in a 65 CMOS technology, will be integrated into ETROC2, the next iteration of the ETROC with a 16 x16 pixel matrix.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2023

An FPGA-based readout chip emulator for the CMS ETL detector upgrade

Here, we present an FPGA-based readout chip emulator board for the CMS Endcap Timing Layer (ETL) detector upgrade. The emulator board uses an Intel Cyclone 10 GX FPGA to emulate the digital functions of four Endcap Layer Readout Chips (ETROCs). Based on the actual ETROC design, the firmware is implemented and verified. The emulator board is being used for the ETROC digital design verification and system development.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2025

A 28 nm multiply-accumulate ASIC architecture for on-chip data compression in MHz frame rate X-ray and electron pixel detectors

Modern X-ray detector systems urgently require compact, efficient, and fast data compression schemes to handle the transmission of big data from pixel arrays, enabling frame rates in the MHz regime. Here, in this work, a data compression ASIC that implements a streaming fixed-length lossy compression scheme is introduced and analyzed, proving the feasibility and benefits of on-chip compression. The compression scheme utilizes a vector matrix product logic, which performs a number of floating-point multiplications, additions, and accumulations. The logic is verified, synthesized, and shown to fit in the area resource available for the X-ray detector under study, which comprises 192 × 168 pixels each of 12-bit width, and having a total area of 20 mm× 20 mm, about 2 mm× 20 mm of which are available for the digital logic. Several system architectures, precisions, and compression ratios ranging from 100 to 250 were analyzed to pave the way for on-chip fixed-length compression (e.g., principal component analysis, singular value decomposition) and data reduction (e.g., azimuthal integration) for X-ray and electron detectors.

Data compression↗
DOE OSTI2025

On-chip pulse shaping of entangled photons

The miniaturization of optical systems via integrated photonics is critical to the ultimate scalability and performance of photonic quantum processors, yet many longstanding optical signal processing capabilities—such as Fourier-transform pulse shaping—remain unrealized on chip. In this work, we demonstrate on-chip spectral shaping of entangled photons using a multichannel microring-resonator-based silicon photonic pulse shaper. Achieving line-by-line phase control on a 3 GHz grid for two frequency-bin-entangled qudits, the pulse shaper's fine spectral resolution enables control of nanosecond-scale temporal features, which are observed by direct coincidence detection of biphoton correlation functions that show excellent agreement with theory. This work marks a demonstration of biphoton pulse shaping using an integrated spectral shaper and holds significant promise for applications in photonic quantum information processing.

Entanglement manipulation↗
DOE OSTI2026

NeuroCoreX: An Open-Source FPGA-Based Spiking Neural Network Emulator with On-Chip Learning

Spiking Neural Networks (SNNs) are computational models inspired by the event-driven communication and connectivity patterns of biological neural circuits. They enable high energy efficiency and natural support for diverse architectures ranging from layered networks to small-world and graphstructured topologies. In this work, we introduce NeuroCoreX, an open-source, FPGA-based spiking neural network emulator that provides real-time, on-chip learning and flexible network organization. NeuroCoreX supports both feedforward sensory inputs streamed directly from sensors or PCs via UART and recurrent on-chip connectivity, enabling simultaneous processing and learning from external stimuli and internal network dynamics-capabilities rarely available in existing FPGA SNN platforms. The system implements a Leaky Integrate-and-Fire (LIF) neuron model with current-based synapses and supports pair-based STDP learning on both feedforward and recurrent synapses. A lightweight Python interface enables interactive configuration, live monitoring, weight read-back, and experiment control. Importantly, NeuroCoreX is tightly integrated with the SuperNeuroMAT simulator, allowing SNN models to be transferred seamlessly from software to hardware for hardware-in-the-loop development. By combining real-time plasticity, flexible connectivity, and an open-source VHDL implementation, NeuroCoreX provides an extensible and accessible platform for neuromorphic research, algorithm-hardware co-design, and energy-efficient edge intelligence.

Gautam, Ashish [ORNL]↗
DOE OSTI2026

Spectral characterization and performance of SPT-SLIM on-chip filterbank spectrometers

The South Pole Telescope Shirokoff Line Intensity Mapper (SPT-SLIM) experiment is a pathfinder for demonstrating the use of on-chip spectrometers for millimeter (mm) Line Intensity Mapping (LIM). We present spectral bandpass measurements of the SPT-SLIM spectrometer channels made on site using a Fourier Transform Spectrometer during the first deployment of SPT-SLIM in the 2024-2025 Austral summer season. We note the effect of FTS systematics on measurements of on-chip filterbank spectrometer resolutions and demonstrate a technique for measuring the narrow band passes of the SPT-SLIM filterbanks that improves beyond the intrinsic resolution of a Fourier Transform Spectrometer.

Benson, C. S. [Cardiff U.]↗