Search NASA⌕ Search

SEARCH · Search NASA

Results for “Circuit optimization”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 145 records · Page 8
All sourcesNASA NTRSDOE OSTI
NASA NTRS2015

Design and Testing of a Small Inductive Pulsed Plasma Thruster

The design and testing of a small inductive pulsed plasma thruster (IPPT), shown in Fig. 1 with all the major subsystems required for a thruster of this kind are described. Thrust measurements and imaging of the device operated in rep-rated mode are presented to quantify the performance envelope of the device. The small IPPT described in this paper was designed to serve as a test-bed for the pulsed gas-valves and solid-state switches required for a IPPTs. A modular design approach was used to permit future modifications and upgrades. The thruster consists of the following sub-systems: a) a multi-turn, spiral-wound acceleration coil (27 cm o.d., 10 cm i.d.) driven by a 10 microFarad capacitor and switched with a high-voltage thyristor, b) a fast pulsed gas-valve, and c.) a glow-discharge pre-ionizer (PI) circuit. The acceleration-coil circuit may be operated at voltages up to 4 kV (the thyristor limit is 4.5 kV). The device may be operated at rep-rates up to 30 Hz with the present gas-valve. Thrust measurements and imaging of the device operated in rep-rated mode will be presented. The pre-ionizer consists of a 0.3 microFarad capacitor charged to 4 kV and connected to two annular stainless-steel electrodes bounding the area of the coil-face. The 4 kV potential is held across them and when the gas is puffed in over the coil, the PI circuit is completed, and a plasma is formed. Even at the less than optimal base-pressure in the chamber (approximately 5 × 10(exp −4) torr), the PI held-off the applied voltage, and only discharged upon command. For a capacitor charge of 2 kV the peak coil current is 4.1 kA, and during this pulse a very bright discharge (much brighter than from the PI alone) was observed (see Fig. 2). Interestingly, for discharges at this charge voltage the PI was not required as the current rise rate, dI/dt, of the coil itself was sufficient to ionize the gas.

Martin, Adam K.↗
NASA NTRSDate not supplied

Radiation-Hard Parallel Readout Circuit for Low-Frequency Voltage Signal Measurements

NASA Goddard Space Flight Center (GSFC) has successfully developed and tested a custom-designed low-noise multi-channel digitizer (MCD) application specific integrated circuit (ASIC) for operation in harsh radiation environments. The MCD-ASIC is optimized for low-frequency and low-voltage signal measurements from sensors and transducers. It has 20 input channels where each channel is comprised of auto-zeroed chopper variable-gain amplifier, post amplifier, and a second order ∑∆ modulator. ∑∆ analog-to-digital converter (ADC) relies on oversampling and noise shaping to achieve high-resolution conversion. However, the MCD-ASIC requires digital filtering and decimation to convert the output single bit streams from the ADC to useful data words. A parallel digital platform such as a field-programmable-gate-array (FPGA) is highly suitable to fully leverage the capabilities of the MCD-ASIC. The FPGA controls the MCD-ASIC via serial peripheral interface (SPI) protocol and acquires data from it. A Python-script communicates with the FPGA board through a USB interface on a cross operating platform. Using this architecture, the system is capable of monitoring up to 20 voltage readout channels simultaneously in a real-time manner. Each channel’s parameters can be programmed independently allowing maximum user versatility. In this paper, we present analysis of the analog front-end, the implementation of the digital processing unit on the FPGA, and provide noise performance results from the MCD-ASIC readout.

ASIC↗
NASA NTRS2007

Development of a Tunable Electromechanical Acoustic Liner for Engine Nacelles

This report describes the development of a tunable electromechanical Helmholtz resonator (EMHR) for engine nacelles using smart materials technology. This effort addresses both near-term and long-term goals for tunable electromechanical acoustic liner technology for the Quiet Aircraft Technology (QAT) Program. Analytical models, i.e. lumped element model (LEM) and transfer matrix (TM) representation of the EMHR, have been developed to predict the acoustic behavior of the EMHR. The models have been implemented in a MATLAB program and used to compare with measurement results. Moreover, the prediction performance of models is further improved with the aid of parameter extraction of the piezoelectric backplate. The EMHR has been experimentally investigated using standard two-microphone method (TMM). The measurement results validated both the LEM and TM models of the EMHR. Good agreement between predicted and measured impedance is obtained. Short- and open circuit loads define the limits of the tuning range using resistive and capacitive loads. There is approximately a 9% tuning limit under these conditions for the non-optimized resonator configuration studied. Inductive shunt loads result in a 3 degree-of-freedom DOF) system and an enhanced tuning range of over 20% that is not restricted by the short- and open-circuit limits. Damping coefficient ' measurements for piezoelectric backplates in a vacuum chamber are also performed and indicate that the damping is dominated by the structural damping losses, such as compliant boundaries, and other intrinsic loss mechanisms. Based on models of the EMHR, a Pareto optimization design of the EMHR has been performed for the EMHR with non-inductive loads. The EMHR with non-inductive loads is a 2DOF system with two resonant fiequencies. The tuning ranges of the two resonant frequencies of the EMHR with non-inductive loads cannot be optimized simultaneously; a trade-off (i.e., a Pareto solution) must be reached. The Pareto solution provides the information for a designer that shows how design trade-offs can be used to satisfy specific design requirements. The optimization design of the EMHR with inductive loads aims at optimal tuning of these three resonant fiequencies. The results indicate that it is possible to keep the acoustic reactance of the resonator close to a constant over a given frequency range. An effort to mimic the second layer of the NASA 2DOF liner using a piezoelectric composite diaphragm has been made. The optimal acoustic reactance of the second layer of the NASA 2DOF liner is achieved using a thin PVDF composite diaphragm, but matching the acoustic resistance requires further investigation. Acoustic energy harvesting is achieved by connecting the EMHR to an energy reclamation circuit that converts the ac voltage signal across the piezoceramic to a conditioned dc signal. Energy harvesting experiment yields 16 m W continuous power for an incident SPL of 153 dB. Such a level is sufficient to power a variety of low power electronic devices. Finally, technology transfer has been achieved by converting the original NASA ZKTL FORTRAN code to a MATLAB code while incorporating the models of the EMHR. Initial studies indicate that the EMHR is a promising technology that may enable lowpower, light weight, tunable engine nacelle liners. This technology, however, is very immature, and additional developments are required. Recommendations for future work include testing of sample EMHR liner designs in NASA Langley s normal incidence dual-waveguide and the grazing-incidence flow facility to evaluating both the impedance characteristics as well as the energy reclamation abilities. Additional design work is required for more complex tuning circuits with greater performance. Poor electromechanical coupling limited the electromechanical tuning capabilities of the proof of concept EMHR. Different materials than those studies and perhaps novel composite material systems may dramatically improvehe electromechanical coupling. Such improvements are essential to improved mimicking of existing double layer liners.

Liu, Fei↗
NASA NTRS1993

Layout optimization with algebraic multigrid methods

Finding the optimal position for the individual cells (also called functional modules) on the chip surface is an important and difficult step in the design of integrated circuits. This paper deals with the problem of relative placement, that is the minimization of a quadratic functional with a large, sparse, positive definite system matrix. The basic optimization problem must be augmented by constraints to inhibit solutions where cells overlap. Besides classical iterative methods, based on conjugate gradients (CG), we show that algebraic multigrid methods (AMG) provide an interesting alternative. For moderately sized examples with about 10000 cells, AMG is already competitive with CG and is expected to be superior for larger problems. Besides the classical 'multiplicative' AMG algorithm where the levels are visited sequentially, we propose an 'additive' variant of AMG where levels may be treated in parallel and that is suitable as a preconditioner in the CG algorithm.

Regler, Hans↗
NASA NTRS1983

Source circuit design considerations

The cost of several circuit configurations for large (5MW) array fields were investigated to assess the relative costs of high and low voltage configurations. Three source circuit NOC voltages were evaluated: 400V (ungrounded), 800V (+ or 400V center grounded), and 2000V (+ or - 1000V center grounded). Four source circuit configurations were considered for each of the three NOC voltages. The configurations correspond to source circuit currents of 15, 30, 45, and 60 amperes, respectively. Conceptual layouts for 5MW building blocks for each of the above configurations were developed. The designs were optimized to minimize BOS electrical and structural costs. Only the BOS electrical costs were evaluated. The designs were broken down into the following elements for cost: (1) basic source circuit intermodule wiring, bypass diodes and associated hardware, source circuit to J-Box wiring, etc; (2) J-Box blocking diodes, varistors, heat sinks, and housing; (3) disconnects source circuit disconnects, fuses, and housing; (4) bus cabling J-Box to PCU interface wiring, and trenching; (5) interface bus bar, group disconnects, and fuses; and (6) fault detection shunts, signal wire, electronics, and alarm. It is concluded that high voltage low current circuits are not economical, at higher currents high and low voltage circuit costs approach each other, high voltage circuits are not likely to offer near term advantage, and development work/manufacturer stimulation is needed to develop low cost high voltage hardware.

Noel, G. T.↗
NASA NTRS1982

A 10-kW series resonant converter design, transistor characterization, and base-drive optimization

The development, components, and performance of a transistor-based 10 kW series resonant converter for use in resonant circuits in space applications is described. The transistors serve to switch on the converter current, which has a half-sinusoid waveform when the transistor is in saturation. The goal of the program was to handle an input-output voltage range of 230-270 Vdc, an output voltage range of 200-500 Vdc, and a current limit range of 0-20 A. Testing procedures for the D60T and D7ST transistors are outlined and base drive waveforms are presented. The total device dissipation was minimized and found to be independent of the regenerative feedback ratio at lower current levels. Dissipation was set at within 10% and rise times were found to be acceptable. The finished unit displayed a 91% efficiency at full power levels of 500 V and 20 A and 93.7% at 500 V and 10 A.

Robson, R. R.↗
NASA NTRS1987

Comparative performance of diffused junction indium phosphide solar cells

A comparison is made between indium phosphide solar cells whose p-n junctions were processed by open tube capped diffusion, and closed tube uncapped diffusion, of sulfur into Czochralski grown p-type substrates. Air mass zero, total area, efficiencies ranged from 10 to 14.2 percent, the latter value attributed to cells processed by capped diffusion. The radiation resistance of these latter cells was slightly better, under 1 MeV electron irradiation. However, rather than being process dependent, the difference in radiation resistance could be attributed to the effects of increased base dopant concentration. In agreement with previous results, both cells exhibited radiation resistance superior to that of gallium arsenide. The lowest temperature dependency of maximum power was exhibited by the cells prepared by open tube capped diffusion. Contrary to previous results, no correlation was found between open circuit voltage and the temperature dependency of Pmax. It was concluded that additional process optimization was necessary before concluding that one process was better than another.

Weinberg, I.↗
NASA NTRS2013

Circularly Polarized Microwave Antenna Element with Very Low Off-Axis Cross-Polarization

The goal of this work was to improve off-axis cross-polarization performance and ease of assembly of a circularly polarized microwave antenna element. To ease assembly, the initial design requirement of Hexweb support for the internal circuit part, as well as the radiating disks, was eliminated. There is a need for different plating techniques to improve soldering. It was also desirable to change the design to eliminate soldering as well as the need to use the Hexweb support. Thus, a technique was developed to build the feed without using solder, solving the lathing and soldering issue. Internal parts were strengthened by adding curvature to eliminate Hexweb support, and in the process, the new geometries of the internal parts opened the way for improving the off-axis cross-polarization performance as well. The radiating disks curvatures were increased for increased strength, but it was found that this also improved crosspolarization. Optimization of the curvatures leads to very low off-axis cross-polarization. The feed circuit was curved into a cylinder for improved strength, eliminating Hexweb support. An aperture coupling feed mechanism eliminated the need for feed pins to the disks, which would have required soldering. The aperture coupling technique also improves cross-polarization performance by effectively exciting the radiating disks very close to the antenna s central axis of symmetry. Because of the shape of the parts, it allowed for an all-aluminum design bolted together and assembled with no solder needed. The advantage of a solderless design is that the reliability is higher, with no single-point failure (solder), and no need for special plating techniques in order to solder the unit together. The shapes (curved or round) make for a more robust build without extra support materials, as well as improved offaxis cross-polarization.

Greem. David↗
NASA NTRS2012

Optimization of the Multi-Spectral Euclidean Distance Calculation for FPGA-based Spaceborne Systems

Due to the high quantity of operations that spaceborne processing systems must carry out in space, new methodologies and techniques are being presented as good alternatives in order to free the main processor from work and improve the overall performance. These include the development of ancillary dedicated hardware circuits that carry out the more redundant and computationally expensive operations in a faster way, leaving the main processor free to carry out other tasks while waiting for the result. One of these devices is SpaceCube, a FPGA-based system designed by NASA. The opportunity to use FPGA reconfigurable architectures in space allows not only the optimization of the mission operations with hardware-level solutions, but also the ability to create new and improved versions of the circuits, including error corrections, once the satellite is already in orbit. In this work, we propose the optimization of a common operation in remote sensing: the Multi-Spectral Euclidean Distance calculation. For that, two different hardware architectures have been designed and implemented in a Xilinx Virtex-5 FPGA, the same model of FPGAs used by SpaceCube. Previous results have shown that the communications between the embedded processor and the circuit create a bottleneck that affects the overall performance in a negative way. In order to avoid this, advanced methods including memory sharing, Native Port Interface (NPI) connections and Data Burst Transfers have been used.

Cristo, Alejandro↗
NASA NTRS1976

Protection coordination of the Kennedy Space Center electric distribution network

A computer technique is described for visualizing the coordination and protection of any existing system of devices and settings by plotting the tripping characteristics of the involved devices on a common basis. The program determines the optimum settings of a given set of protective devices and configuration in the sense of the best expected coordinated operation of these devices. Subroutines are given for simulating time versus current characteristics of the different relays, circuit breakers, and fuses in the system; coordination index computation; protection checks; plotting; and coordination optimation.

Source record↗
NASA NTRS1978

The TELEC - A plasma type of direct energy converter

The Thermo-Electronic Laser Energy Converter (TELEC) is a high-power density plasma device designed to convert a 10.6-micron CO2 laser beam into electric power. Electromagnetic radiation is absorbed in plasma electrons, creating a high-electron temperature. Energetic electrons diffuse from the plasma and strike two electrodes having different areas. The larger electrode collects more electrons and there is a net transport of current. An electromagnetic field is generated in the external circuit. A computer program has been designed to analyze TELEC performance allowing parametric variation for optimization. Values are presented for TELEC performance as a function of cesium pressure and for current density and efficiency as a function of output voltage. Efficiency is shown to increase with pressure, reaching a maximum over 45%.

Britt, E. J.↗
NASA NTRS1984

18-percent efficient terrestrial silicon solar cells

Silicon solar cells are described which operate at energy conversion efficiencies in excess of 18 percent under standard terrestrial test conditions (AM1.5, 100 mW/sq cm, 28 C). These are believed to be the most efficient silicon cells reported to date. The high efficiency is a result of the combination of high open-circuit voltage due to the careful attention paid to passivation of the top surface of the cell; high fill factors due to the high open-circuit voltage and low parasitic resistance losses; and high short-circuit current due to the use of shallow diffusions, a low grid coverage, and an optimized double-layer antireflection coating.

Blakers, A. W.↗
NASA NTRS1997

Video display engineering and optimization system

A video display engineering and optimization CAD simulation system for designing a LCD display integrates models of a display device circuit, electro-optics, surface geometry, and physiological optics to model the system performance of a display. This CAD system permits system performance and design trade-offs to be evaluated without constructing a physical prototype of the device. The systems includes a series of modules which permit analysis of design trade-offs in terms of their visual impact on a viewer looking at a display.

Larimer, James↗
NASA NTRS1983

Image-optimized, frequency-scalable mixers for millimeter-wave applications

A unique IF measurement procedure for evaluating mixer performance and identifying optimum circuit boundary conditions is presented. The technique is applied to a scalable mm-wave single-sideband (image-sum enhanced) mixer design which provides 3.5 to 5 dB typical conversion loss from conventional, packaged devices.

Peterson, D. F.↗
NASA NTRS1984

High-efficiency silicon solar cells

Silicon solar cells are described which operate at energy conversion efficiencies independently measured at 18.7 percent under standard terrestrial test conditions (AM1.5, 100 mW/sq cm, 28 C). These are apparently the most efficient silicon cells fabricated to date. The high-efficiency results from a combination of high open-circuit voltage due to the careful attention paid to the passivation of the top surface of the cell, high fill factor due to the high open-circuit voltage and low parasitic resistance losses, and high short-circuit current density due to the use of shallow diffusions, a low grid coverage, and an optimized double layer antireflection coating.

Green, M. A.↗
NASA NTRS1993

Synthesis algorithm of VLSI multipliers for ASIC

Multipliers are critical sub-blocks in ASIC design, especially for digital signal processing and communications applications. A flexible multiplier synthesis tool is developed which is capable of generating multiplier blocks for word size in the range of 4 to 256 bits. A comparison of existing multiplier algorithms is made in terms of speed, silicon area, and suitability for automated synthesis and verification of its VLSI implementation. The algorithm divides the range of supported word sizes into sub-ranges and provides each sub-range with a specific multiplier architecture for optimal speed and area. The algorithm of the synthesis tool and the multiplier architectures are presented. Circuit implementation and the automated synthesis methodology are discussed.

Chua, O. H.↗
NASA NTRS1999

Satellite ATM Networks: Architectures and Guidelines Developed

An important element of satellite-supported asynchronous transfer mode (ATM) networking will involve support for the routing and rerouting of active connections. Work published under the auspices of the Telecommunications Industry Association (http://www.tiaonline.org), describes basic architectures and routing protocol issues for satellite ATM (SATATM) networks. The architectures and issues identified will serve as a basis for further development of technical specifications for these SATATM networks. Three ATM network architectures for bent pipe satellites and three ATM network architectures for satellites with onboard ATM switches were developed. The architectures differ from one another in terms of required level of mobility, supported data rates, supported terrestrial interfaces, and onboard processing and switching requirements. The documentation addresses low-, middle-, and geosynchronous-Earth-orbit satellite configurations. The satellite environment may require real-time routing to support the mobility of end devices and nodes of the ATM network itself. This requires the network to be able to reroute active circuits in real time. In addition to supporting mobility, rerouting can also be used to (1) optimize network routing, (2) respond to changing quality-of-service requirements, and (3) provide a fault tolerance mechanism. Traffic management and control functions are necessary in ATM to ensure that the quality-of-service requirements associated with each connection are not violated and also to provide flow and congestion control functions. Functions related to traffic management were identified and described. Most of these traffic management functions will be supported by on-ground ATM switches, but in a hybrid terrestrial-satellite ATM network, some of the traffic management functions may have to be supported by the onboard satellite ATM switch. Future work is planned to examine the tradeoffs of placing traffic management functions onboard a satellite as opposed to implementing those functions at the Earth station components.

vonDeak, Thomas C.↗