SEARCH · Search NASA

Results for “MOS transistor”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

130 records · Page 8

All sources NASA NTRS DOE OSTI

DOE OSTI2025

Materials Selection Principles for Designing Electro‐Thermal Neurons

Artificial neurons exhibiting volatile threshold switching and action potential‐like oscillations are crucial for brain‐inspired computing. While Complimentary Metal‐Oxide‐Semiconductor (CMOS)‐based strategies require hundreds of transistors to simulate each neuron, neuronal oscillations arise spontaneously in individual electro‐thermal devices due to nonlinearities like the Mott transition in VO 2 . Despite improved understanding of the physics, quantitative connections between neuronal performance and material properties remain under‐explored, preventing predictive neuron design and rational materials selection. In this work, a physics‐aware forward design methodology is developed for interrogating a wide palette of materials with properties varying by orders of magnitude, and their performance (high frequency, high dynamical reconfigurability and low power) under external circuit and device geometry constraints is assessed. The space of viable materials is identified to be much larger than previously recognized, with candidates from a range of materials classes, including Ge, GaP and MoS 2 . CMOS‐compatible performance (such as 100 GHz oscillating frequencies) can be achieved with CMOS‐compatible node sizes (≈10 nm). Finally, combinations of material properties yielding desired neuronal performance under uncertain design constraints are considered. This work solidifies forward design principles for electro‐thermal neuron devices, a necessary pre‐condition for inverse design from desired neuronal performance to required materials properties.

compact model↗

NASA NTRS1999

Multi-Dimensional Quantum Tunneling and Transport Using the Density-Gradient Model

We show that quantum effects are likely to significantly degrade the performance of MOSFETs (metal oxide semiconductor field effect transistor) as these devices are scaled below 100 nm channel length and 2 nm oxide thickness over the next decade. A general and computationally efficient electronic device model including quantum effects would allow us to monitor and mitigate these effects. Full quantum models are too expensive in multi-dimensions. Using a general but efficient PDE solver called PROPHET, we implemented the density-gradient (DG) quantum correction to the industry-dominant classical drift-diffusion (DD) model. The DG model efficiently includes quantum carrier profile smoothing and tunneling in multi-dimensions and for any electronic device structure. We show that the DG model reduces DD model error from as much as 50% down to a few percent in comparison to thin oxide MOS capacitance measurements. We also show the first DG simulations of gate oxide tunneling and transverse current flow in ultra-scaled MOSFETs. The advantages of rapid model implementation using the PDE solver approach will be demonstrated, as well as the applicability of the DG model to any electronic device structure.

Biegel, Bryan A.↗

DOE OSTI2020

Porous Membranes for Moisture Probe Protection (SR18024)

In the presence of contaminants, moisture probes can give false moisture readings and have shorter lifetimes. Absolute humidity probes are composed of porous, hygroscopic metallic oxide thin films (Al 2 O 3 ) coupled to electrodes (e.g. Au and Al). While these materials provide absolute humidity readings at low water levels at a relatively low cost, they are sensitive to the presence of contaminants, especially ammonia, due to its high hygroscopicity and ability to bind to the probe. Without frequent recalibration, especially in the presence of contaminants, the humidity levels are inaccurately reported due to measurement drift that occurs when the pores close, changing the impedance of the probe. The goal of this project was to improve the stability and reliability of these moisture probes by incorporating a molecular sieve into the probe to allow only the water to reach the sensor. Molecular sieves contain pores that allow molecule specific permeation. Two dimensional inorganic nanosheets (e.g. BN, MoO 2 , MoS 2 ) have recently been shown to behave as molecular sieves for water. Compared to zeolites, nanoporous materials have higher flux rates through the pores, leading to faster water permeation. Graphene oxide sheets have also been successfully employed for unimpeded water permeation; however, at lower humidity levels, the structure is unstable and the pores shrink, preventing the sieving of molecules. Compared to graphene oxide, sheets based off of inorganic materials, such as molybdenum, have been found to be more stable at lower humidity levels and have faster permeation rates. By creating a barrier in before the Al 2 O 3 sensor chip to prevent the permeation of contaminants into the probe, the lifetime of the probe will be extended. While the molybdenum sheets are a promising material for this application, their performance against ammonia and tritiated compounds have not yet been evaluated. This technology can be applied to other applications, including gas and liquid purification for environmental remediation, single molecule sensors, field effect transistors, and catalysts.

12 MANAGEMENT OF RADIOACTIVE AND NON-RADIOACTIVE W↗

NASA NTRS2006

Four-Quadrant Analog Multipliers Using G4-FETs

Theoretical analysis and some experiments have shown that the silicon-on-insulator (SOI) 4-gate transistors known as G4-FETs can be used as building blocks of four-quadrant analog voltage multiplier circuits. Whereas a typical prior analog voltage multiplier contains between six and 10 transistors, it is possible to construct a superior voltage multiplier using only four G4-FETs. A G4-FET is a combination of a junction field-effect transistor (JFET) and a metal oxide/semiconductor field-effect transistor (MOSFET). It can be regarded as a single transistor having four gates, which are parts of a structure that affords high functionality by enabling the utilization of independently biased multiple inputs. The structure of a G4-FET of the type of interest here (see Figure 1) is that of a partially-depleted SOI MOSFET with two independent body contacts, one on each side of the channel. The drain current comprises of majority charge carriers flowing from one body contact to the other that is, what would otherwise be the side body contacts of the SOI MOSFET are used here as the end contacts [the drain (D) and the source (S)] of the G4-FET. What would otherwise be the source and drain of the SOI MOSFET serve, in the G4-FET, as two junction-based extra gates (JG1 and JG2), which are used to squeeze the channel via reverse-biased junctions as in a JFET. The G4-FET also includes a polysilicon top gate (G1), which plays the same role as does the gate in an accumulation-mode MOSFET. The substrate emulates a fourth MOS gate (G2). By making proper choices of G4-FET device parameters in conjunction with bias voltages and currents, one can design a circuit in which two input gate voltages (Vin1,Vin2) control the conduction characteristics of G4-FETs such that the output voltage (Vout) closely approximates a value proportional to the product of the input voltages. Figure 2 depicts two such analog multiplier circuits. In each circuit, there is the following: The input and output voltages are differential, The multiplier core consists of four G4- FETs (M1 through M4) biased by a constant current sink (Ibias), and The G4-FETs in two pairs are loaded by two identical resistors (RL), which convert a differential output current to a differential output voltage. The difference between the two circuits stems from their input and bias configurations. In each case, provided that the input voltages remain within their design ranges as determined by considerations of bias, saturation, and cutoff, then the output voltage is nominally given by Vout = kVin1Vin2, where k is a constant gain factor that depends on the design parameters and is different for the two circuits. In experimental versions of these circuits constructed using discrete G4- FETs and resistors, multiplication of voltages in all four quadrants (that is, in all four combinations of input polarities) was demonstrated, and deviations of the output voltages from linear dependence on the input voltages were found to amount to no more than a few percent. It is anticipated that in fully integrated versions of these circuits, the deviations from linearity will be made considerably smaller through better matching of devices.

Mojarradi, Mohammad↗